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Abstract
Interconnect analysis and optimization at high levels of abstraction is extremely attractive
since it offers a much larger room for improvement than optimization at lower levels. The
objective of this thesis is to optimize performance and power consumption in intercon-
nect structures at high levels of abstraction. For this purpose, efficient high-level models
for delay and power consumption in very deep sub-micron interconnects are developed
and employed for constructing and evaluating different low power and throughput im-
proving signal encoding schemes. Moreover, in order to achieve an even higher efficiency,
coding is combined with lower level techniques like spacing, shielding, and buffer plan-
ning.
In order to construct and evaluate encoding schemes at high levels of abstraction, two
conceptually different issues must be solved. On the one hand, bit-level characteristics of
the data transmitted over the interconnect structures need to be extracted during system-
level design and architecture specification. On the other hand, important interconnect-
related very deep sub-micron effects have to be incorporated into high-level models as
well. Delay models able to predict the line delay for each set of input patterns (and not
only for the worst case) are required in order to develop and evaluate coding schemes
tailored for performance improvement. An essential contribution of this work is the de-
velopment of a pattern-dependent delay model. The essence of the so-called extended
linear delay (ELD) model is to incorporate the effects of all possible input patterns in
buses exhibiting not only inter-wire capacitance, but also inductive effects which are in
general more difficult to predict and more daunting because of their long-range nature.
Further, the described power macromodel shows that in order to decrease dynamic power
consumption at high levels of abstraction, one has to reduce not only the self transition
activity but also the so-called coupling transition activity responsible for charging and
discharging the inter-wire capacitances in a bus.
The abovementioned models are employed in order to construct and evaluate sev-
eral low-power and throughput improving codes. Based on the observation that the bit-
level transition activity in typical DSP applications can be accurately described by two
breakpoints, several simple yet very efficient hybrid codes are constructed. Those codes
combine non-redundant and redundant schemes in such a way that the total self and
coupling transition activity are significantly decreased. Moreover, maximum achievable
limits are derived, which show the effectiveness of the developed codes. Further, several
v
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low-complex codes are proposed that improve bus performance by avoiding a certain set
of input patterns. In this context, fundamental limits and bounds are derived for state
and transition coding, respectively. Coding is also compared and combined with low-
level interconnect optimization techniques like spacing and shielding. The problem of si-
multaneously addressing coding-based power reduction and performance improvement
is introduced and analyzed.
Finally, an interconnect-centric design flow is presented that integrates signal encod-
ing for power and performance optimization. Signal encoding schemes can be constructed
at high levels of abstraction while analyzing the data that is transmitted through the in-
terconnect system. After interconnect planning and synthesis, when exact information
regarding layout and routing optimization is available, codes can be refined based on
the specific wire topology. Moreover, in order to prove the large optimization opportu-
nities available at high levels, a simultaneous buffer insertion and placement algorithm
is developed. In this context, coding for throughput is appended to the developed algo-
rithm, and it is shown that performance and/or power consumption can be thus further
improved.
Kurzfassung
Die Analyse und Optimierung von Verbindungsstrukturen in integrierten Schaltun-
gen auf hohen Abstraktionsebenen ist a¨ußerst attraktiv, da diese im Vergleich zu
niedrigeren Ebenen deutlich mehr Verbesserungsmo¨glichkeiten anbieten. Ziel dieser
Dissertation ist es Leistungsverbrauch und Performanz in Verbindungsstrukturen auf
hohen Abstraktionsniveaus zu optimieren. Fu¨r diesen Zweck werden effiziente Mo-
delle fu¨r Signalverzo¨gerung und Leistungsverbrauch in sub-100 nm (very deep sub-micron)
Verbindungsstrukturen erstellt und anschließend auf die Entwicklung und Bewertung
verschiedenartiger Kodierungsmethoden angewendet, die den Leistungsverbrauch ver-
ringern und den Datendurchsatz verbessern. Um eine noch gro¨ßere Effizienz zu erzie-
len, werden Kodierungsschemen mit Methoden wie Abstandvergro¨ßerung, Abschir-
mung und Einfu¨gen von Leitungstreibern kombiniert, die u¨blicherweise auf den unteren
Abstraktionsebenen angewandt werden.
Um wirksame Kodierungsmethoden entwickeln und analysieren zu ko¨nnen, mu¨ssen
zwei grundlegend verschiedene Probleme gelo¨st werden. Auf der einen Seite ist fu¨r
die Entwicklung der Kodierungsmethoden notwendig, auf der System- und Architek-
turebene bedeutende Eigenschaften der zu sendenden Daten zu extrahieren. Auf der
anderen Seite ist fu¨r deren korrekte Bewertung erforderlich, wesentliche technologiebe-
dingte Effekte in Makromodellen auf ho¨heren Abstraktionsebenen einzubinden. Die
Evaluierung von Kodierungstechniken, die den Durchsatz erho¨hen, kann nur dann erfol-
gen, wenn die verwendeten Verzo¨gerungsmodelle die von allen mo¨glichen Eingangstran-
sitionen erzeugten Verzo¨gerungen vorhersagen ko¨nnen und nicht nur die ungu¨nstigsten
(worst case) Fa¨lle betrachten. In diesem Zusammenhang wird in dieser Arbeit ein tran-
sitionsabha¨ngiges Verzo¨gerungsmodell entwickelt, das sowohl kurzreichende kapazi-
tive Kopplungen als auch weitreichende und somit unu¨bersichtlichere induktive Effekte
beu¨cksichtigt. Des Weiteren wird auch ein Makromodell fu¨r den Leistungsverbrauch
beschrieben. Dieses Makromodell zeigt im Wesentlichen, dass sich die Optimierung des
dynamischen Leistungsverbrauchs auf hohen Abstraktionsebenen auf die Verringerung
sowohl der Eigenschaltaktivita¨t als auch der sogenannten Koppelschaltaktivita¨t re-
duziert, die fu¨r das Umladen der Koppelkapazita¨ten verantwortlich ist.
Im Laufe der Arbeit werden die oben genannten Modelle fu¨r die Entwicklung
und Bewertung von verschiedenartigen und optimierten Kodierungsmethoden ver-
wendet. Basierend auf der Beobachtung, dass die Schaltaktivita¨t in typischen Sig-
vii
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nalverarbeitungsarchitekturen mittels zwei sogenannter Grenzpunkte modelliert wer-
den kann, werden verschiedene hybride Kodierungstechniken entwickelt, die nichtre-
dundante und redundante Methoden kombinieren, sodass die Eigen- und Koppel-
schaltaktivita¨t stark reduziert werden. Ferner werden theoretische Schranken fu¨r die
Reduzierung der Schaltaktivita¨t abgeleitet, um die Effektivita¨t der vorgeschlagenen
Kodierungstechniken nachzuweisen. Außerdem werden mehrere durchsatzerho¨hende
Kodierungsmethoden entwickelt, in denen eine bestimmte Menge von Eingangstransitio-
nen ungu¨ltig gemacht wird. In diesem Zusammenhang werden sowohl grundsa¨tzliche
Schranken fu¨r Zustands- und Transitions-Kodierung berechnet als auch Vergleiche
mit Verzo¨gerungsoptimierungsmethoden wie Abstandvergro¨ßerung und Abschirmung
durchgefu¨hrt, die auf niedrigeren Abstraktionsebenen angewandt werden. Es wird
gezeigt, dass durch das Zusammenlegen von Kodierung und solcher Methoden eine
verbesserte Effizienz erreicht werden kann.
Schließlich wird eine Entwurfsmethodik fu¨r integrierte Schaltungen und Systeme
beschrieben, in deren Mittelpunkt die Optimierung von Verbindungsstrukturen steht.
Kodierungsschemen ko¨nnen im Wesentlichen wa¨hrend der ersten Entwurfsphasen ent-
wickelt und analysiert werden, da die bedeutendsten Eigenschaften der gesendeten
Daten zur gleichen Zeit extrahiert werden ko¨nnen. Nach der Planung und Synthese der
Verbindungsstrukturen und der dazugeho¨rigen Kodierungen sind exakte Details zu der
endgu¨ltigen Geometrie der Verbindungsstrukturen bekannt. Folglich ko¨nnen Kodierun-
gen weiter in einer leitungsspezifischen Weise verfeinert werden. Daru¨ber hinaus wird
ein Algorithmus entwickelt, der die Plazierung und das Einfu¨gen von Leitungstreibern
gleichzeitig durchfu¨hrt, um somit die beachtlichen Optimierungsmo¨glichkeiten her-
vorzuheben, die auf hohen Abstraktionsebenen vorhanden sind. Die Erweiterung
des entwickelten Algorithmus mit Kodierungsmethoden erlaubt eine Verbesserung des
Durchsatzes und/oder des Leistungsverbrauchs.
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“Reduced cost is one of the big attractions of integrated electronics, and the cost
advantage continues to increase as the technology evolves toward the production of
larger and larger circuit functions on a single semiconductor substrate. . . The com-
plexity for minimum component costs has increased at a rate of roughly a factor of two
per year. Certainly over the short term, this rate can be expected to continue, if not
to increase. Over the long term, the rate of increase is a bit more uncertain, although
there is no reason to believe it will not remain nearly constant for at least 10 years. . . ”
The above-quoted observation made in 1965 by Gordon Moore [118], that the num-
ber of transistors per unit area on integrated circuits had doubled every year since the
integrated circuit was invented, led to a prediction which the more widely it became
accepted, the more it served as a goal for the entire semiconductor industry. Moore pre-
dicted that due to the attractiveness of continuous design cost reduction, this trend would
continue for the foreseeable future. In the immediately following years, the pace of minia-
turization slowed down a bit as it has doubled approximately every 18 to 24 months [119].
Nevertheless, most experts – including Moore himself (“Another decade is probably straight-
forward. . . There is certainly no end to creativity. . . ”) – expect the law to hold for at least an-
other two decades, even though its growth rate might slow down slightly [120]. While
this time horizon is not impossible, it does not come without serious manufacturing and
design challenges.
The fundamental implication of Moore’s law is that with every new technological
node, more, smaller, cheaper, and faster devices can be integrated in the same die area.
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Moreover, with increasing die sizes, the total number of integrated transistors grew at an
even faster rate, leading thus not only to more computing performance, but also to an
increased added functionality and system complexity. As silicon-based components and
platform ingredients gain in performance, they become exponentially cheaper to produce,
and therefore more plentiful, more powerful, and more seamlessly integrated in our daily
lives [65].
1.1 Motivation
Throughout the last decades, several potential physical or manufacturing barriers and
design-related roadblocks have been prefigured. For instance, many argued that the
0.35 µm technology would represent the physical limit for photolithography. Neverthe-
less, even though the wavelength of light is approximately equal to that value, further
improvements and advances permitted scaling below that barrier. At this point, the term
deep sub-micron (DSM) emerged in order to accentuate that another scaling limit had been
successfully passed [62]. From this point on, the device behavior was characterized by a
growing number of so-called short-channel effects and the interconnects started to pose se-
vere difficulties in timing closure due to higher RC (resistance-capacitance) delays, prop-
agation times, inter-wire coupling and noise injection. Furthermore, the increasing resis-
tance in the power distribution lines began to generate voltage drops in the power grid
– the so-called IR drops. Copper was introduced instead of aluminium in order to cope
with the increased line resistance as well as with the associated reliability issues due to
metal migration caused by high currents. Nevertheless, the introduction of copper merely
delayed those problems for a couple of technological nodes rather than solving them.
All the abovementioned issues are collectively known as deep sub-micron effects. Even
though the aforementioned problems have been in general only partly solved, scaling
continued at basically the same rate and the 45 nm and 30 nm technologies are currently
in sight. The era with technologies going under 100 nm is commonly referred to as very
deep sub-micron (VDSM) or ultra deep sub-micron (UDSM).
Some of the major challenges in integrated circuits that use nanoscale transistors are
increasing process parameter variations and leakage currents. As a result of variation
and leakage, the margins available for predictive design are becoming harder to achieve
and additionally such systems dissipate considerable power even when not switching.
Furthermore, increasing power consumption and thus heat dissipation pose a tremen-
dous pressure not only on the overall system reliability but also on packaging due to
severe thermal requirements. Other serious issues related to VDSM devices are velocity
saturation, thin-oxide, random doping fluctuations, drain-induced barrier lowering, and
hot-carrier effects [62, 141].
By cramming more components on a single chip and with augmenting die sizes, the
routing requirements increased. As the routing capacity of the existing layers was ex-
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Tab. 1.1: Major very deep sub-micron device and interconnect issues (after [62] and [66])
VDSM devices VDSM interconnects
Short-channel effects RC and RLC delays
Velocity saturation IR drops
Thin-oxide (tunneling/breakdown) Ldidt
Subthreshold current Capacitive and Inductive Coupling (Crosstalk)
Drain-induced barrier lowering Electromigration
Hot-carrier effects Antenna Effects
hausted, other layers have been added on top of the existing ones. Consequently, the
length of global and intermediate interconnects increased and the wire capacitance could
not be neglected anymore. As explained in Chap. 2, the resistance of global and semi-
global lines increased dramatically, causing significant wire delay. In order to cope with
augmenting interconnect delay, the wire aspect ratio had to be increased. The improved
line resistivity came, however, at the expense of larger capacitive crosstalk between neigh-
boring wires. Moreover, with decreasing rise and fall times, i.e. growing frequency spec-
tra of on-chip signals, non-negligible inductive effects appeared. Because of their long-
range nature, inductive effects – even though less frequent yet – are more difficult to
predict and control and therefore generally even more dampening than the capacitive
ones, which are restricted to a short range. Further underlying problems are electromi-
gration and antenna effects [62, 141]. The most important VDSM effects related to device
and interconnect scaling are listed in Tab. 1.1.
Buffer insertion is a very effective and probably the most popular method to reduce
interconnect delay and lately also crosstalk, by breaking long wires into shorter ones and
inserting signal repeating gates. Due to the fact that control of power dissipation and
density is becoming in many ways more daunting than timing closure [24], the impor-
tance of estimating and optimizing power consumption at early design stages is steadily
increasing. Traditionally, the inserted buffers barely influenced the total area and power
consumption of a system. However, repeaters are reported to become a problem at both
chip- and block-level, as the percentage of total (local and global) repeaters in a design
is projected to reach 35 % by the 45 nm technology node and even 70 % by the 32 nm
node [165]. This means that buffers will eventually be responsible for the majority of the
die area and total static power consumption (leakage-induced). The dynamic component
of power consumption will be primarily determined by the total interconnect structure,
i.e. switching capacitances of wires and repeaters. Such an explosion in repeater number
will finally have a profound impact on the entire design flow, since issues like minimiz-
ing area and power consumption in buffered interconnects need to be tackled when the
largest optimization opportunities are available, that is during the very early stages of the
design flow [24, 30, 32, 165].
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Two fundamental observations can be made with regard to interconnect structures.
On the one hand, wires cannot be treated anymore as an afterthought, and on the other
hand, interconnect structures decisively influence not only the overall system perfor-
mance but also the total power consumption of the system. Given this increasingly domi-
nant importance of interconnects, design flows have to be adapted to accommodate inter-
connect analysis, synthesis, and optimization methods at every level of abstraction, espe-
cially at higher ones. The envisaged emphasis on interconnects requires the integration of
both novel specific algorithms and fundamentally new methodologies with the associated
tool flows. In the 2005 SIA International Technology Roadmap for Semiconductors, both
technology- and design-related interconnect issues have been identified as major chal-
lenges especially because “traditional interconnect scaling will no longer satisfy performance
requirements” [66, 67]. In order for those issues not to become possible showstoppers for
a successful continuation of Moore’s law, several problems must be solved: defining and
finding material solutions beyond copper and low-K, accelerated design, novel pack-
aging techniques, unconventional interconnects, advanced interconnect-centric design,
accurate and efficient modeling of VDSM effects.
1.2 Research Scope and Objectives
Interconnect analysis and optimization at high levels of abstraction is extremely attractive
since it offers a much larger room for improvement than optimization at lower levels. The
goal of the present dissertation is to optimize or at least improve performance and power
consumption in interconnect structures at high levels of abstraction. For this purpose,
efficient high-level models for delay and power consumption in very deep sub-micron
interconnects are developed and employed for constructing and evaluating different low
power and throughput improving signal encoding schemes.
For efficiently estimating and improving delay, accurate pattern-dependent delay mod-
els are required that are able to model the effect of each input pattern rather than only that
of the worst case patterns, and the models must incorporate not also capacitive coupling
but also inductive effects. Moreover, in order to efficiently decrease the dynamic power
consumption, the transition activity must be reduced. In buses with inter-wire capaci-
tance, it is not sufficient to decrease the so-called self transition activity, i.e. the transition
activity related to charging and discharging the ground capacitances. Since the coupling
capacitances are comparable to the ground capacitances or may even dominate them in
VDSM technologies, the so-called coupling transition activity responsible for charging
and discharging the inter-wire capacitances must be decreased rather than only the self
activity.
This thesis advocates a paradigm shift in current integrated circuits design flows to-
wards a more careful optimization at multiple levels of abstraction and especially at
the higher ones of interconnect structures, i.e. wires and the associated clocked or non-
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clocked buffers. Among others, an effective interconnect-centric design flow must inte-
grate signal encoding schemes and this type of optimization must be performed in strong
relation with an accurate high-level estimation of data characteristics and lower level in-
terconnect optimization techniques like buffer insertion and planning, wire sizing, shap-
ing, spacing, shielding, and splitting.
1.3 Thesis Outline
This thesis consists of three main parts. The introductory part comprises motivation,
problem formulation, required background, and state-of-the-art. Secondly, the core of
the work presents the introduced macromodels, the developed coding schemes, and the
determined bounds for signal encoding. In order to achieve a higher efficiency, coding is
combined with lower level techniques. The thesis ends with a description of the design
flow integration of the proposed techniques and several concluding remarks.
Part I Chap. 2 and Chap. 3 represent the background required for constructing the pro-
posed coding-based methodology. The goal of Chap. 2 is to prove the strong inter-
relation between signal activity and input patterns effects on one side, and crosstalk,
performance, and power on the other side. For this purpose, several interconnect
and driver models are compared based on the most important modeled physical
effects. Further, extensive simulations are carried out that show the strong influ-
ence of input patterns on the aforementioned design metrics. Chap. 3 discusses
a multitude of optimization techniques available at different levels of abstraction.
The focus lies thereby more on high-level optimization techniques. In this context
an already proposed interconnect-centric design flow and existing signal encoding
schemes are reviewed.
Part II Chap. 4, Chap. 5, and Chap. 6 represent the core of this thesis. The proposed power
and pattern-dependent delay macromodels are constructed in Chap. 4. The essence
of the power macromodel is that at high levels of abstraction the problem of reduc-
ing dynamic power consumption by means of signal encoding schemes is equiv-
alent to decreasing the equivalent transition activity. The power macromodel en-
compasses also dynamic delay effects that appear in buffered interconnects and
also process variations typical for VDSM technologies. Moreover, the notion of
weighted transition activity is introduced in order to extend its applicability also to
unsymmetrical buses. The delay model allows the estimation of the line delay pro-
duced by each input pattern also in the case of inductive lines. The aforementioned
models are employed to construct and analyze power and throughput improving
coding schemes. In Chap. 5, the bit-level activity in typical DSP architectures is
analyzed. Non-redundant codes are combined with redundant ones in order to
decrease the self and coupling transition activities. As a result of the observation
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that the least significant bits (LSBs) can be accurately modeled as uncorrelated uni-
formly distributed data, and that the most significant bits (MSBs) exhibit a signifi-
cant temporal and spatial correlation, hybrid coding schemes based on classical bus
invert schemes are constructed. The main idea of the codes is to employ a non-
redundant code similar to a Gray mapping for the MSBs and bus invert schemes for
the LSBs. Moreover, the breakpoints (delimiters of the MSB and LSB regions) can be
estimated on-line by monitoring the transition activity in a selected set of lines. In
order to show the effectiveness of the developed codes, maximum achievable theo-
retical limits for transition activity reduction are derived. Chap. 6 deals with coding
schemes for throughput improvement. In this context, the advantages and draw-
backs of state and transition coding are analyzed. Further, fundamental limits for
power for performance are derived in the case of state coding. For transition coding,
existing bounds for the maximum achievable data throughput rate are significantly
improved. Afterwards, simple coding schemes are described and their effectiveness
is analyzed and compared. An essential contribution of this work is that coding is
combined with lower level interconnect optimization techniques like spacing and
shielding. Finally, the problem of simultaneously decreasing power consumption
and increasing performance is introduced and analyzed.
Part III An interconnect centric design flow that also integrates signal encoding for power
and performance improvement is described in Chap. 7. In this context, a simulta-
neous placement and buffer planning algorithm is developed and combined with
coding for throughput in order to prove the vast optimization possibilities in terms
of performance and power available at higher levels of abstraction. Coding schemes
can be first analyzed during the design and architectural specification step, where
the necessary data properties can be extracted. The effectiveness of the codes can
be evaluated and afterwards the schemes can be constructed during the synthesis
phase. In order to further optimize the efficiency of the resulting codes, wire specific
coding optimization can be performed during a refinement phase after the final im-
pact of physical hierarchy and topology generation, as well as wire sizing, shaping,
shielding, spacing, and splitting is exactly known.
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Since the goal of the present thesis is to analyze and optimize power consumption
and performance in on-chip interconnects at high levels of abstraction, the focus must be
put first on identifying the lower level aspects and properties that have to be extracted
in order to be shifted to the upper levels. Therefore, this chapter addresses the effects of
technology scaling on interconnect structures. Moreover, the conjunction of the underly-
ing physical effects and the transmitted signal characteristics is discussed.
Sec. 2.1 enumerates the essential characteristics of device and interconnect scaling. It
is shown that the problems arising in on-chip interconnects have to be differentiated from
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perspective of local, intermediate, and global wires. Further, Sec. 2.2 discusses several in-
terconnect and driver models and analyzes their increasing intrinsic complexity. Finally,
Sec. 2.3 discusses the effects of input signal patterns on crosstalk noise, delay, and power
consumption in capacitively and inductively coupled interconnects, as well as the impact
of process variations on interconnect parameters.
2.1 Technology Scaling and Interconnects
Technology scaling refers to the systematic rules employed to miniaturize devices while
maintaining or improving their characteristics in terms of speed, power-efficiency and re-
liability. Those methodologies, together with advances in device integration and lithog-
raphy, have resulted in a steady reduction of device feature sizes over the past years.
Technological issues form the underlying background for every analysis related to on-
chip interconnects, to quote Carver Mead: ”Listen to the technology; find out what it’s telling
you.” In order to provide a solid foundation for an understanding of interconnect-related
VDSM effects, this section discusses interconnect-related scaling and its influence on per-
formance and power consumption. The goal is twofold: to show that both capacitive
and inductive coupling will play an increasingly important role in nanometer high-speed
IC design and that depending on the type of buses, i.e. local, intermediate (also called
semi-global), or global, the two types of coupling will play different roles.
2.1.1 Device and Interconnect Scaling
Traditionally, the so-called constant-electric field scaling presented in Tab. 2.1 has been
employed in order to realize smaller devices. The fundamental idea of this concept is to
reduce the device geometries while maintaining a constant electric field. For this purpose,
the supply voltage must be reduced by the same scaling factor, α, as the device geome-
try. Nonetheless, because of the non-scalability of the bandgap energy and the threshold
voltage, and the exponential increase in leakage current appearing in VDSM technologi-
cal nodes, the constant-electric field scaling seized to be effective. Therefore, the scaling
factor used for shrinking the supply voltage had to be revisited by multiplying it with a
correction factor ς in the so-called generalized scaling (see Tab. 2.1).
Nevertheless, the generalized scaling brings along two serious drawbacks. First, it in-
creases the reliability issues related to the electric field increase inside the MOS devices.
Secondly, the increase in power dissipation per unit area induces higher thermal require-
ments for the packaging. Consequently, one has to carefully choose the most adequate
pair of supply and threshold voltages. The insulator thickness is reduced in order to in-
crease the current drive and the supply voltage is scaled down in order to avoid breaking
down the gate oxide. By decreasing the supply voltage, the dynamic component of the
power consumption is also reduced but the driving strength of the gates is worsened.
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Tab. 2.1: Constant field and generalized device scaling
Constant Field
Scaling
Generalized
Scaling
Channel Length 1/α 1/α
Channel Width 1/α 1/α
Gate-Oxide Thickness 1/α 1/α
Electric Field 1 ς
Voltage 1/α ς/α
Doping α ςα
Gate Delay 1/α 1/α
Power Dissipation 1/α2 ς2/α2
Power Density 1 ς2
This can be partially compensated by reducing the threshold voltage which at its turn
implies an exponential increase in leakage power consumption.
At first glance, the theory of MOS device scaling suggests that signal wires should be
scaled down by the same factor as active devices, so that the chip area can be reduced.
However, due to increasing total number of devices integrated on a single and augment-
ing total die area, the number of required metal layers and the mean length of global
and intermediate wires grow with advancing technological nodes. Moreover, as the wire
cross section shrinks, the conducting characteristics of the wires degrade. In order to ad-
dress these two conflicting requirements, interconnect scaling in modern sub-micrometer
technologies can be split into two distinct components: local and global wire scaling. Note,
that sometimes also a third component, i.e. the intermediate wire scaling, can be consid-
ered. Local wires refer to lower metalization layers, which are normally used to connect
nearby gates within a given digital module. On the opposite, global wires are used for
connections among blocks, and for power and clock routing. The fundamental differ-
ences between these two types of wires suggest different scaling strategies. Two typical
scenarios [191] are depicted in Tab. 2.2.
A major concern for the scaling of local wires is to maintain the high integration den-
sity provided by the smaller device features. In order to accomplish this goal, both wire
width and thickness are scaled down. Consequently, the wire cross-section is reduced,
as well as its conductance per unit length. Since the capacitance per unit length is kept
almost constant and the mean wire length decreases, the RC delay is not strongly altered
by scaling. The main drawback of this approach is the increase in the current density of
the wires, which reduces the reliability of the system. To cope with this problem, the wire
thickness is reduced by a smaller factor in the so-called quasi-ideal scaling. Thus, the RC
delay is improved by a factor of
√
α, and the current density does not increase as rapidly
as in the previous scenario.
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Tab. 2.2: Wire scaling scenarios for local and global interconnect
Local Wiring Global Wiring
Ideal
Scaling
Quasi-ideal
Scaling
Ideal
Scaling
Constant
Dimensions
Wire Width 1/α 1/α 1/α 1
Wire Thickness 1/α 1/
√
α 1/α 1
Wire Length 1/α 1/α
√
α
√
α
Resistance α2 α3/2 α2 1
Capacitance 1 ≈ 1 1 1
RC Delay 1 1/
√
α α3 α
Current Density α
√
α α 1/α
Despite these important advantages, the technique suffers from a major drawback re-
lated to the increased aspect ratio of the wires. As the wire thickness gets larger than the
width, the manufacturing process requires deep and narrow trenches which are difficult
to produce. Furthermore, the capacitance between neighboring wires increases dramat-
ically and becomes the dominant factor of the total wire capacitance. The consequence
is higher crosstalk noise that degrades the signal integrity and modifies the power con-
sumption of the bus line drivers [228]. Because local wires are generally very short, self
and mutual inductance will not play an important role, and thus, local lines will be char-
acterized almost exclusively by capacitive coupling. It is to be mentioned nonetheless,
that continuously decreasing line resistivity and rise/fall times may eventually make the
inductive behavior non-negligible even in local interconnects.
If the ideal or quasi-ideal scaling methodologies previously discussed were applied to
global wires, an unacceptable performance loss would occur. The reason is the different
mean wire length behavior for local and global wires. Since global wires connect blocks,
their length depends on the total chip area. Actually, the mean length of global wires
increases with a factor of approximately
√
α. The consequence is an unacceptable increase
in the RC delay and to palliate this problem, constant dimension scaling may be applied. In
this case, the dimensions of upper layer wires are not modified, and, thus, an improved
RC delay can be achieved (see Tab. 2.2). Obviously, the drawback is a drop in the routing
resources at the upper levels.
2.1.2 Effects of Technology Scaling
Power consumption in digital circuits can be classified in two main components as a
function of the dependency on the temporal variation of the input signals, namely the
static and the dynamic power consumption [8, 28, 128, 138].
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The dynamic power consumption refers to the the portion of the total energy dissi-
pation related to the temporal signal variations. In digital CMOS circuits, the dynamic
power is associated with two main phenomena, namely the capacitive switching cur-
rent due to the charging and discharging of internal capacitances, and the short-circuit
current that appears in the direct paths between supply voltage and ground created dur-
ing switching [141, 142, 153]. During a low-to-high transition at the output of a CMOS
gate, the PMOS pull-up network charges the output capacitance Cout by drawing from
the power supply an energy equivalent to CoutV
2
dd, where Vdd represents the supply volt-
age. Half of this energy is dissipated in the resistive part of the circuit and the other half is
stored in the capacitor. This stored energy is lost during an inverse switching. The mean
value of the capacitive switching energy consumption per cycle is therefore:
Eˆswitch =
1
2
CoutV
2
ddti, (2.1)
where ti denotes the probability of having a transition at the cell output per unit cycle,
also called transition activity [52].
The exact value of the short-circuit energy dissipation depends on the duration of the
direct path between the supply voltage and the ground. The energy consumed whenever
the NMOS and PMOS nets are simultaneously on depends also on other parameters like
cell load, internal transistor conductivities, and the input signal transition time. As shown
in [142], the value of the short-circuit energy is given by:
Eˆshort =
β
12
(Vdd − VTHn − VTHp)3trti, (2.2)
where tr denotes the rise or fall time of the input signals, β is a technological parame-
ter, and VTHn and VTHp represent the threshold voltages of the NMOS and PMOS blocks,
respectively. In well-designed digital CMOS integrated circuits, the short-circuit power
consumption represents however only a small fraction of the total dynamic power, typi-
cally in the range up to 10%. To conclude, the total dynamic energy consumption depends
on switching probability and operating frequency.
Traditionally, the static power consumption existing even in the absence of toggling
in CMOS circuits due to leakage currents has been orders of magnitude smaller than the
dynamic power consumption and therefore ignored. In recent VDSM technologies how-
ever, the so-called sub-threshold leakage increased so much that it cannot be neglected
anymore [8,127,128]. The sub-threshold leakage current, IDS , appears whenever the gate-
source voltage, VGS is below the threshold voltage. In the case of long-channel transistors,
IDS can be approximated by employing the equation of a bipolar transistor:
IDS = k · V 2t · e
VGS−VTH
nVt · (1− e−
VDS
Vt ), (2.3)
where k and n are technology-dependent parameters, and Vt =
KT
q
represents the ther-
mal voltage. Thus, IDS has a strong variation with temperature and threshold voltage.
In short-channel devices, the drain voltage induces a decreasing of the threshold voltage,
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an effect known as drain-induced barrier lowering (DIBL). DIBL has an important influ-
ence on the leakage current, as the latter increases exponentially with VDS [52]. It is to be
noticed that the sub-threshold current depends on input signals as those select a differ-
ent conducting topology of the CMOS circuitry, and thus different drain-source voltages
may appear [52]. With the continued scaling of the gate oxide to only a few nanometers,
leakage currents due to tunneling are also increasing at fast pace [127]. Since the silicon
dioxide layer thickness is reaching the limits of scaling, it has been proposed to employ
high-K insulators [66]. Thus, a thicker gate layer can be used reducing thus the so-called
gate-oxide leakage currents.
With increasing wire length, buffers are inserted in order to mitigate the effects of
growing wire delay. Traditionally, the inserted buffers barely influenced the total area and
power consumption of a system. However, repeaters are reported to become a problem
at both chip- and block-level [165] as the percentage of total (local and global) repeaters
in a design is projected to reach 35 % by the 45 nm technology node and even 70 % by
the 32 nm node. This means that buffers will eventually be responsible for the majority of
the die area and total (leakage-induced) static power consumption. The dynamic power
consumption will be mainly influenced by the total interconnect structure capacitance.
Since clock frequencies augment, dynamic power consumption also increases, and
due to the square dependency on the supply voltage it is very attractive to attempt re-
ducing the supply voltage. As previously mentioned, this comes at the expense of higher
leakage currents. In addition, the total leakage power consumption increases in intercon-
nect structures due to the vast amount of required buffers. Moreover, with the steady
growth of the interconnect structures, interconnect capacitance has become one of the
main cause for dynamic on-chip energy consumption.
As seen in the previous subsection, the intrinsic gate delay is scaled down while the
global interconnect delay is increased. Thus, the overall trend is that the interconnect-
induced delay dominates the gate delay. As local interconnects are scaled down in such a
way that the spacing is reduced while the aspect ratio increases, the coupling capacitances
dominate the ground capacitances.
Moreover, with increasing interconnect length and signal rise times, inductive effects
cannot be neglected anymore [191]. Therefore, inductive coupling will play an impor-
tant role in global as well as in intermediate (also called semi-global) wires. However, an
interesting observation can be added at this point. Being a long-range effect, inductive
coupling allows neighbors of order higher than two to become inductive aggressors. In
the case of neighbors of order one, one cannot know a priori whether they are inductive
or capacitive aggressors. This is decided by wire geometries, propagation time, and rise
times. Basically, we expect to have three major cases when inductive coupling is signifi-
cant: first, the very inductive case when the first-order neighbor is an inductive aggressor;
second, the medium inductive case for which the first-order neighbor is a capacitive ag-
gressor but overall, the cumulated effect of all inductive aggressors dominates the effect
of the capacitive ones; and third, the less inductive case when the capacitive effect of the
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first-order neighbors outweighs the added effect of all inductive aggressors. As a first
order approximation, we can expect the first and second case to appear more in global
buses and the second and third to be typical for intermediate wires. In local lines, induc-
tive effects will generally continue to be negligible without any loss in accuracy.
With steadily increasing importance of coupling capacitances and inductive effects in
modern VDSM technologies, crosstalk between neighboring lines becomes a serious is-
sue. Crosstalk has to be taken into consideration and accurately estimated in order to
assure signal integrity and avoid malfunctions [20]. Other important noise-related prob-
lems are voltage fluctuations due to simultaneously switching gates, charge sharing and
leakage currents [30]. Furthermore, the high density of flowing currents create hot spots,
which at their turn may augment the temperature and the leakage current. In addition,
the increasing current density through interconnects with shrinking geometries can cause
electron migration. Therefore, reliability becomes an even more serious problem to be
tackled in VDSM technological nodes [30].
Process variations are fluctuations in the value of process parameters. The impact of
process and environmental variations on performance and power consumption has been
increasing with each semiconductor technology generation [66, 183]. Variations in gate-
length is considered to be the most critical device variation. They imply a shift in the DIBL
coefficient, and thus a shift in VTH . Moreover, channel doping variations increasingly
influence random variations. The trends in the magnitude of process variations and their
impact have been highlighted especially in [22, 66, 67, 183]. It is widely accepted that the
increase in the variability of interconnect parameters such as wire width w, thickness t,
height h, spacing s, resistivity ρ, surface roughness, and many others, are expected to
increase significantly together with variability in gate-oxide thickness Tox, power supply
voltage, and threshold voltage. The impact of process variations has been shown to be
important in the case of performance and momentous in the case of (leakage-induced)
power consumption [183].
2.2 Interconnect Modeling
This section analyzes discusses several circuit models of increasing complexity that are
employed for the analysis of the behavior of interconnect structures, i.e. the wires and
their driving gates. The choice of one model or another is basically a trade-off between the
required accuracy and the resulting computational overhead. On the one hand, simple
RC models provide fast results but they are highly inexact for the analysis of modern
high-speed interconnects. One the other hand, a full-wave model is extremely accurate
by including all possible parasitics but because of its intrinsic complexity it can be applied
only to relatively small structures.
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2.2.1 PEEC Method and Distributed Models
In a wide sense, a high-speed interconnect can be defined as an interconnect which allows a
signal with very fast slews to propagate in a very short time [1]. Fast propagation requires
also very fast rise-times and when the rise time becomes comparable to the propagation
time or the line losses are not negligible, the line actually isolates electrically the driver
from the receiver. Within the transition time, the interconnect acts as the load to the driver
and as the input impedance to the receiver. Thus, various transmission line effects, such
as reflection, crosstalk, and overshoots have to be taken into consideration [1,30,117,156].
Depending on their structure, signal rise time, and operating frequency, interconnects can
be modeled as lumped, distributed, or full-wave models.
The most important criterion employed for classifying an interconnect is based on
its electrical length. A wire is considered to be electrically short if, at the highest operat-
ing frequency of interest, the interconnect is much shorter than the corresponding wave-
length [1]. In general, the highest operating frequency is determined by the rise and fall
times of the propagated signal. Even though the frequency spectrum of a trapezoidal
pulse is infinite, the energy of the signal is concentrated in the lower part of the spectrum
and rapidly decreases with increasing frequencies. Hence, the signal spectrum can be
considered finite without affecting the signal waveform. For this purpose, the concept of
significant frequency, fs, has been proposed to reduce the complexity of the required in-
formation. For a trapezoidal pulse, fs is defined as 0.34/tr, where tr represents the pulse
ramp time (rise time). Less than 15 % of the spectral components are at higher frequencies
than fs, and their overall magnitude is very small [30]. In some cases, the more conserva-
tive limit of 1/tr may be used [1].
At low frequencies, wires are electrically short, and electromagnetic phenomena de-
scriptions can be reduced to electric models. Thus, interconnects can be accurately mod-
eled with lumped RC or RLC circuit models. Nevertheless, due to faster rise times and
increasing interconnect lengths, the electrical length of interconnects becomes a signifi-
cant fraction of the operating wavelength, and transmission line effects must be taken
into account. Important effects like resistive shielding cannot be ignored anymore and
lumped models become inadequate because they cannot accurately predict crosstalk, rise
time, or delay [30, 117]. As a result, transmission line models based on the transverse
electromagnetic mode (TEM) assumption are required. Moreover, when dimensions are
electrically large, the structure can be broken into a set of electrically small substructures.
Each of these substructures is equivalent to a lumped model based on the so-called per-
unit length (PUL) parameters. The PUL parameters for inductance, capacitance and con-
ductance are governed by the fields external to the conductor and are determined as a
static solution to the Laplace equation in the transversal plane of the line. In contrast, the
entries in the PUL resistance matrix are governed by the interior fields [117, 137]. Con-
sequently, the PUL parameters contain the entire cross-sectional structural dimensions of
the interconnect.
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The main assumption made to derive the so-called telegrapher’s equation [117] is that
no field components exist in the direction of propagation, which is the case when there
are losses neither in the conductors nor in the dielectric material. Nevertheless, both con-
ductors and dielectrics are imperfect and small losses captured by the PUL resistance
parameter do exist. The medium may be lossy and not violate the TEM assumption as
long as it is homogeneous [137]. Lossy conductors invalidate the TEM field structure
assumption, but if conductors are characterized by “small” losses, it is still possible to
find an approximate interpretation in terms of quasi-static voltage and current in the or-
thogonal plane, and therefore, an electrical model [117]. This assumption is referred to as
quasi-TEM. In practical situations, interconnects may need to be modeled as nonuniform
lines, and in this case, the PUL parameters are functions of the distance [1]. Details about
different analytical and numerical methods for determining the PUL parameters can be
found in [117, 137, 255].
From the theoretical point of view, self and mutual inductances are loop-dependent
quantities and can therefore be determined only if the whole current loop, i.e. the return
path, is known [7, 51, 70, 115, 114, 155]. However, the return path is especially difficult to
determine not only because of its frequency dependency, but also because of the lack of
a ground plane in higher metal layers. In order to cope with this issue, Ruehli proposed
in [155] an alternative inductance extraction approach based on partial element equiv-
alent circuits (PEEC), which is well-suited for circuit simulation as it depends only on
circuit geometry. The fundamental idea of PEEC is that the partial inductance of a wire
is considered the inductance of that wire as it forms a loop with infinity. Thus, there is
no a priori knowledge required and no need to specify any return path, as the smallest
current loops for high frequencies and the least-impedance return paths are determined
by simulation, e.g. SPICE.
As indicated by He in [58], three foundations for inductance extraction emerged as a
result of the PEEC method. First, the partial self inductance of a wire depends solely on
the wire geometry itself, that is length, width, and thickness; secondly, the partial mutual
inductance of two wires is solely decided by the geometry of the two wires themselves
(spacing, lengths, widths, thicknesses); and last, the mutual inductance between any two
orthogonal wires is negligible.
In the PEEC approach, the interconnects are subdivided into small surface and volume
elements. Partial inductances and capacitances are computed from these elements and
the resulting circuit elements are combined with each other into a complete PEEC circuit.
For interconnect structure sizes which are much smaller than the smallest wavelength
of interest, one can assume that the field instantly travels through space from one point
to another. The assumption of quasi-stationarity allows a description of time dependent
fields from static field calculations. Thus, PEEC models areRLC circuits where individual
elements are extracted from the geometry using a quasi-static (non-retarded) solution of
Maxwell’s equations [1]. However, at very high frequencies the PEEC model is inaccurate
as it does not consider the effect of the finite speed of light, i.e. retardation. Therefore, the
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Fig. 2.1: Geometry parameters of a VDSM bus
PEEC approach has been extended to geometries where the size of the critical coupling
distances is no longer short compared to the wavelength. The retarded PEEC (rPEEC)
models include the retardation effect and provide a full-wave solution [156, 157].
In order to efficiently and accurately determine the signal characteristics of a bus,
it is of utmost importance to choose the most appropriate model for on-chip intercon-
nects. Even though a full-wave model would always give the correct solution, such
approaches are computationally extremely intensive. There are several works in the
literature proposing and dealing with qualitative and quantitative methods for choos-
ing the most appropriate interconnect model, i.e. an accurate model of least complex-
ity [6, 26, 30, 37, 39, 69, 70, 109]. In the following, some of the most used methods and
figures of merit are briefly presented.
When the line capacitance becomes comparable to the load capacitance, signal delay
propagation cannot be neglected anymore for a correct delay analysis. Additionally, in the
case of longer lines, signal propagation is worsened due to the increasing line resistance,
and therefore RC models have to be employed. However, simple lumped RC models
can only be efficiently used if the interconnect induced propagation delay is considerably
smaller than the rise time of the signal propagating through the interconnect. Thus, the
distributed nature of the line impedance would not be modeled and the line has to be
split into several cascaded lumped segments. The propagation delay induced by each
of those segments, tp,seg, must be much shorter than the rise time [1, 41, 133]. A typical
acceptable delay through a segment is:
tp,seg .
tr
10
. (2.4)
In VDSM technologies, the aspect ratio of bus wires increases mainly because of two
factors. On the one hand, in order to preserve a high integration, wires have to be scaled
down together with devices. On the other hand, as previously shown, the wire charac-
teristics are reduced at a faster pace, and in order to keep their resistivity at acceptable
levels, the thickness must be increased. The result are densely packed (s decreases) wires
with higher aspect ratios (t becomes higher than w) (see Fig. 2.1). Thus, the coupling ca-
pacitances between neighboring wires steadily increase with every new technology node
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Fig. 2.2: Ground and coupling capacitances in VDSM technologies
and might even dominate the ground capacitances that appears between each line and
the upper and lower metal layers [67].
Wong et al. developed in [200, 201] empirical formulas for the coupling (Cc) and wire
or ground (Cg) capacitances. For equal distance to the upper and lower metal layer, those
formulas become:
Cg = ε0εr
[
2w
h
+ 2.04·
( s
s+ 0.54h
)1.77
·
( t
t+ 4.53h
)0.07]
, (2.5)
Cc = ε0εr
[
1.41· t
s
·e− 4ss+8.01h + 2.37·
( w
w + 0.31s
)0.26
·
( h
h+ 8.96s
)0.76
·e− 2ss+6h
]
, (2.6)
where ε0 = 8.8541878176 pF/m and εr are the electrical permittivity in vacuum and the
relative dielectric constant, respectively. Similar formulas have been developed among
others by Eo and Eisenstadt in [43, 44, 73] and by Sakurai in [160].
Fig. 2.2 shows the dependency of the ground and coupling capacitance on the line
spacing. It can be observed that with decreasing s, the ground capacitance is slightly
reduced due to the fact that the a higher part of the fringing capacitance contributes to the
coupling capacitance. Further, the coupling capacitance rapidly increases with decreasing
s. Typical values have been chosen for sub-100 nm technologies as given in [125].
As mentioned in the previous section, global lines are generally wide and exhibit
low resistance. In addition, the increase in clock frequencies drives the rise and fall
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Fig. 2.3: Reactance and resistance of a single wire versus frequency for nwinc = 25, nhinc = 25
(w = 1 µm, l = 1000 µ)
times to steadily decreasing values and thus, the significant frequency is pushed into
the GHz domain. Therefore, the line inductance affects even more the timing charac-
teristics of on-chip interconnects and has to be included into a precise model. As a
simple rule of thumb, inductive effects are to be considered whenever the inductive
impedance is comparable to the resistive impedance. This issue is illustrated in Fig. 2.3
which shows that at high frequencies the inductive impedance can dominate the resistive
impedance even though the latter also increases due to the skin and proximity effects1.
The impedances have been extracted with FastImp [75] with the parameters as indicated
in Fig. 2.3 (see [255]).
Resistance shows a higher sensitivity on conductor width than inductance, and be-
cause inductance decreases very slowly with increasing width, tuning the width is not
a very effective technique for minimizing the inductance. Moreover, Fig. 2.4 shows the
effect of geometry on reactance or, equivalently, inductance, because a single frequency
is chosen. The most important conclusion to be drawn from Fig. 2.4 is that on-chip in-
ductance does not scale linearly with conductor length. Actually, the inductance starts
to deviate strongly from the linear approximation shown in the same figure especially
towards smaller values of l. It is to be noticed that X = ωL, so that X is proportional
with L for fixed values of f . The width has been varied from 0.1 µm through 20 µm in
steps of 0.1 µm, while the length has been varied from 1 µm through 10,000 µm in steps
of 50 µm. The right figure compares results from FastHenry extractions, Eq. (2.7), and lin-
ear approximation of the simulated curve. The analytical and numerical results present a
very good agreement.
1As explained in [30], wire splitting can be employed for limiting the skin and proximity effects, and
thus the associated increase in line resistivity
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The scalability issue of inductance with length can be also shown by the following
simple formula for partial self-inductance [57, 150]:
L =
µ0µrl
2π
[
ln
(
2l
w + t
)
+ 0.5− k
]
, (2.7)
where k = f(w, t), 0 < k < 0.0025, is defined by means of the geometric mean distance as
shown in [169]. Fig. 2.4 shows the agreement of Eq. (2.7) with FastHenry extraction. The
argument of the logarithm and k are the cause for the super-linearity of inductance with
respect to wire length l. One of the shortcomings of Eq. (2.7) is that it neglects the skin
effect and thus, it may lead to inductance overestimation at higher frequencies. A further
drawback of Eq. (2.7) is the neglection of the internal inductance.
A similar formula exists for the mutual inductance, M , between two parallel and iden-
tical wires [57,58,117,133,151,152]. The formula shows that mutual inductance is a super-
linear function of the length too and is given by:
M =
µ0µrl
2π
[
ln
(
2l
p
)
− 1 + p
l
]
=
µ0µrl
2π
[
ln
(
2l
w + s
)
− 1 + w + s
l
]
, (2.8)
where p is the inter-wire pitch, while µ0 = 4π ·107 N/A2 and µr represent the free-space
(vacuum) magnetic permeability and the relative permeability, respectively. Thus, mutual
inductance is a super-linear function of the length too. Nevertheless, as no good approx-
imation formula exists for the mutual inductance between two parallel lines of unequal
length, it is necessary to use accurate parasitics extracting tools or field solvers – such as
FastHenry, Synopsys’ Raphael and Star-RCXT, Cadence’s Assura, Sequence’s Columbus-
20 CHAPTER 2 TECHNOLOGICAL ASPECTS OF INTERCONNECTS AND EFFECTS OF INPUT PATTERNS
RF, OEA’s Cheetah and Metal [30, 55], to name only a few – in order to determine the
inductive coupling more accurately than with closed-form equations [100].
In order to select the most appropriate model with regard to inductive behavior, a
selection process like the one described in [117] must be performed. First, the rise time of
the signal after the driver has to be compared with the propagation time, tp. Therefore,
the input rise time is not necessarily a well-suited parameter for selecting the line model.
Nevertheless, when the input rise time is much greater than the propagation time, non-
inductive models can be used to simulate and check the value of the rise time at the driver
output. The inductive model is not to be used if this approximate rise time is still greater
than the propagation time. Note that the rise time is often compared to 2tp in order to
consider reflection [117].
Secondly, in order to assess the possibility of ringing and thus the need of an inductive
model, one ought to compare the driver impedance, Zd, with the characteristic impedance
of the line, Zl. The output impedance of a line, Zo, is usually capacitive and thus very
small compared to the line impedance, Zo < Zl. Consequently, the condition for ring-
ing is Zd < Zo, and, thus, lower impedance drivers are candidates which may require an
inductive interconnect model. As shown in [117], if the driver and load have linear char-
acteristics, the conditions for the appearance of ringing can be summarized in general as
follows:
Zd ≤ Zo ≤ Zl, (2.9)
Zd ≥ Zo ≥ Zl. (2.10)
Apart from the ratio between signal rise time and time-of-flight and the relation be-
tween driver and line impedances, there is another important factor in correctly deter-
mining the interconnect model to be employed: the damping of the interconnect line [69].
The damping factor of an RLC line is given by:
ξ =
τRC
2τLC
=
RtCt
2
√
CtLt
=
Rl
2
√
C
L
,
where R, L, and C are the resistance, inductance, and capacitance per unit length respec-
tively, l is the length of the line, Rt, Lt, and Ct are the total resistance, inductance, and
capacitance of the line, respectively, and τRC and τLC are the RC and LC time constants
of the line, respectively. When ξ decreases, which actually means that the effects due to
reflections increase, the RC model becomes inaccurate.
In [69], the following figures of merit, based on transmission line analysis, have been
proposed. A digital signal that is propagating in an underdriven uniform lossy transmis-
sion line exhibits a significant inductive behavior if the line length l satisfies the following
condition:
tr
2
√
LC
< l <
2
R
√
L
C
. (2.11)
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This range depends upon the parasitic PUL impedances of the interconnect and the rise
time of the signal. This range may be nonexistent in certain cases, namely if:
tr > 4
L
R
. (2.12)
When this condition holds, inductance is not important for any interconnect length [69].
Ineq. (2.11) represents basically the conjunction of two rules that have an intuitive circuit
interpretation [116]. The rule on the left side has been introduced to ensure the waveform
agreement between the analytical solutions of the characteristic impedance of the trans-
mission line and its RC approximation [30, 69]. It is to be mentioned, that the velocity of
the electromagnetic signal propagation along a line is vc =
1√
LC
. Thus, the term on the left
side, 2
√
LCl = 2
√
LtCt, is equal to twice the time required by the electromagnetic wave
to travel from one end of the line to the other, that is the round trip time-of-flight [30,116].
Alternatively stated, the line length l should be a significant fraction of the shortest wave-
length of significant signal frequencies. The left inequality restricts significant inductive
behavior to electrically long interconnects.
The rule on the right side makes sure that the equivalent RLC circuit is underdamped
(ξ < 1). As shown in Fig. 2.5, given a line with specific PUL parameters, the inductive
behavior is confined to a certain range of interconnect length. The lower bound of this
range is determined by the electrical size of the interconnect, while the upper one is given
by the dampening factor of the line [116]. It is to be mentioned, that several authors
employ modified versions of the rule on the right side. For instance, Ho et al. found
in [61] that a total line resistance greater than approximately 2.5Z0 would attenuate the
possible ringing effects to negligible levels while Moll and Roca compare Rt with 3Z0.
Alternatively, the double inequality 2.11 can be interpreted as a bound on the total line
inductance Lt. As indicated in [116], the interconnect exhibits non-negligible inductive
characteristics if the following two conditions hold:
Lt >
1
4
t2r
Ct
, and (2.13)
Lt >
1
4
R2tCt. (2.14)
The region for total interconnect inductance with non-negligible inductive behavior is
given in the right side of Fig. 2.5.
The process for the selection of an inductive or non-inductive line model can be found
in form of an algorithmic scheme in [117], while a more detailed method is presented
in [30].Briefly, we can also say that if the signal propagation delay is much less than the
rise time and long lines are too lossy, inductance need not be taken into consideration. In
the case of short lines, the propagation time is too small compared to the transition time,
and, in general, inductance is not important for any length if the effect of attenuation
comes into play before the effect due to the rise time vanishes [69]. Nevertheless, the
aforementioned rules are rather loose, and when mutual inductance plays an important
role, finding such figures of merits is a very tedious task and still under research [30].
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Fig. 2.5: Figure of merits for inductive behavior (after [116]). The ranges of interconnect length
and total line inductance where the signal propagation exhibits significant inductive behavior are
bounded by the conditions of large electrical size (dashed line) and low dampening (solid line)
To conclude, each interconnect line exhibits at high frequencies not only an associated
self-inductance but also a corresponding mutual inductance to all near and far neighbor-
ing lines. Thus, interconnect models evolved from being ignored, to the trivial lumped
capacitive model, to the widely used distributed RC model (resistance - capacitance) and
later to the distributed RLC model (RC with self-inductance). Nowadays, the mutual
inductances are also included in the so-called full RLC or RLMC models (RLC with mu-
tual inductance). In the following section, the abovementioned distributed models are
employed in order to compare and analyze the effects of capacitive and inductive cou-
pling on crosstalk, signal delay, and power consumption.
2.2.2 Driver Modeling and Gate Characterization
Classically, the analysis of the total delay induced by a gate driving an interconnect net-
work has been addressed by splitting the problem into two simpler ones: separate com-
putation of buffer delay and intrinsic delay through the wire (also referred to as time-of-
flight). The major benefit of such an approach is that it isolates the nonlinearities from
the linearities, because the parasitics that are associated with MOS transistors show sig-
nificant nonlinearities and the wire parasitics are linear [164]. In order to determine the
equivalent delay of a buffer, the complete network is abstracted as an equivalent load.
The delay is then a function of the input transition time and that equivalent load. Key el-
ements of this methodology are the estimation of the equivalent (or effective) load, which
must not always be just a capacitance, and the delay of the wire. In order to shorten de-
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Fig. 2.6: Resistive shielding effect
sign cycles and reduce costs, gate and cell delays are precharacterized for static timing
analysis. In general, gate and cell delays as well as slews are expressed in an empirical
fashion as functions of load and input slew as explained in [26, 164].
Basically, there are two widely accepted techniques to gate delay modeling. On the
one hand, empirical expressions or look-up tables for delay and output transition as a
function of input transition time and load capacitance can be derived (the so-called k-
factor equations). On the other hand, a switch-resistor model consisting of an empirically
fitted linear resistor can be employed [26, 199]. The main benefit of the second method is
the inherent modeling of the coupling with an RC interconnect. However, the drawback
comes from the fact that only a single resistor is used for capturing the gate behavior. In
order to cope with this issue, more complex models consisting of time and slew depen-
dent non-linear resistances have been proposed [16, 173].
When the gate load is purely capacitive, the gate delay and output signal can be com-
pletely precharacterized as functions of the signal rise time, tr, and the load capacitance,
CL. Nonetheless, because of the combination of the scaling-induced line resistance in-
crease and the gate output resistance reduction, the so-called resistive shielding effect ap-
pears. If the gate resistance is greater than the line resistance, i.e. Rd > Rint, then the gate
delay is accurately defined by means of the total load capacitance. However, as shown in
Fig. 2.6, when the line resistance is greater than or comparable to the driving resistance,
the gate does not ”see” all the capacitance (the high interconnect resistance shields the
capacitance, hence resistive shielding) and the output voltage, vo, switches faster. Due to
the increased line resistance, the total delay is eventually increasing [26]. The resistive
shielding can be overcome quite simply by employing the so-called effective capacitance
concept, that is an equivalent capacitance which accurately models the delay with re-
sistive shielding [36, 76, 130, 140]. For more accurate analyses, one can introduce more
effective capacitances or even waveform-dependent capacitances [38].
In the case of interconnects that can be characterized with equivalent capacitances that
correspond to the effective capacitances employed for gate precharacterization, the afore-
mentioned two-step delay approximation can be used. Thus, the gate output signal is ap-
proximated with a saturated ramp and afterwards, the interconnect delay is determined
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by applying the resulting ramp as input waveform [26]. Nonetheless, with growing line
resistance the saturated ramp approximation gets inaccurate. Therefore, in the The´venin
gate model, the gate is replaced by a constant resistor Rd and a time-varying voltage as
shown in Fig. 2.6. As explained in [26,164], the shape of the waveform is determined in an
iterative manner as a function of the effective capacitance. Generally, the The´venin volt-
age is modeled by a saturated ramp characterized by a transition time, ∆t, and a delay
t0 [26, 164].
In the previous subsection, it has been shown that in VDSM technologies, high-speed
interconnects as gate loads cannot be modeled any longer by purely resistive-capacitive
loads [26, 164]. When inductive effects appear, the The´venin and effective capacitance
methodology might become inaccurate. Nevertheless, the technique can be enhanced to
cope with such effects. For instance, piecewise linear The´venin voltage source models [4]
or multi-ramp driver models with RLC interconnect loads [194] have been proposed.
Other important efforts have been put into characterizing the intrinsic delay of a buffer
when loading lines are dominated by inductive effects [2,26,77,164]. It has been observed
that line inductance can partly shield or hide the far-end load modifying thus the effec-
tive capacitance. Nonetheless, for common inductive cases, i.e. low to medium inductive
coupling, the The´venin method is accurate enough for delay analysis, and for this reason
it is employed in the current work.
2.3 Effects of Input Patterns onCrosstalk, Delay, and Power
The goal of this section is to analyze and show the dependency of crosstalk, signal de-
lay, and power consumption on the input patterns. For this purpose, typical scenarios
for global and intermediate buses are chosen. Furthermore, the utmost importance of
choosing the appropriate model is highlighted since models that are less complex but not
accurate enough can finally lead to results that are far from reality.
2.3.1 Simulation Environment
Fig. 2.7 shows a typical VDSM interconnect structure. Eight signal lines are closely spaced
and sandwiched between a Vdd and a ground (GND) line on top of an orthogonal layer.
As described in Fig. 2.8, such parallel wires can be modeled by being partitioned into the
least number of segments that provide sufficient accuracy [43,78,79]. For simplicity, only
four lines are illustrated. In the absence of a closely situated dedicated ground plane, the
capacitances that model the neighboring orthogonal layers cannot be directly connected
to the ground as the current flowing into the orthogonal wires has to travel a long way to
the drivers or receivers and afterwards, through those devices to the ground node. Thus,
in some cases, a single ground node can bee too optimistic. Nonetheless, as explained in
detail in [30], the orthogonal layer can be eliminated if treated as a so-called supernode.
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Fig. 2.7: Geometry of a bus on top of an orthogonal layer
In this case, the capacitances to the upper and lower metal layers are distributed on the
neighboring lines.
In order to reduce inductive coupling, dedicated ground planes can be inserted be-
tween the metal layers. Those ground planes do not only have the property of isolating
the metal layers, but also provide closely-spaced and low-impedance return paths. Thus,
the orthogonal layer does not have to be eliminated and the modeling process is slightly
less complex. It is important to notice, that the same effects appear in the case of both
models. The only difference is however, that in the case of the latter model, inductive
effects appear at higher values of the rise time and/or wire length. In order to keep the
simulation complexity at manageable sizes, the second model is employed throughout
this section. Moreover, skin and proximity effects proved to be negligible for the chosen
set of interconnect parameters and have not therefore been included in the models [255].
In Fig. 2.8, a 4-segment RLMC model for a 4-bit wide interconnect topology (plus one
ground line) is shown. For illustration purposes, device symbols are given only for some
segments and mutual inductances are only indicated for the third segments of lines 1 and
3 and for the fourth segment of lines 1 and 2. It can be observed that when ignoring the
quiet power grid lines, we require for the full RLMC model N ·S resistances, N ·S self-
capacitances, (N − 1)·S mutual capacitances, N ·S self-inductances, and N ·S(N ·S − 1)/2
mutual inductances, or more precisely, inductive coupling coefficients, where N denotes
the number of conductors and S the number of segments. The number of segments is
increased with increasing wire length to maintain sufficient accuracy. In order to reduce
the order of the RLMC model, several methods for making the inductance matrix sparse
have been proposed [50,30,26]. Nevertheless, in order to avoid stability problems, one has
to make sure that the sparsified matrix is positive definite. Since the focus is to employ
a precise but not necessarily fast model, Model Order Reduction (MOR) techniques and
automatic generation of reduced accurate circuit models for interconnects [74] are beyond
the scope of this thesis. Consequently, the full RLMC model is employed. Notice that
when dedicated ground planes are used in order to reduce inductive effects, the return
paths are much shorter. Furthermore, if the resistivities that result in the ground plane are
small enough, then a single common ground can be used for the whole bus model [30].
In this section, a 500 µm and a 1000 µm long 5-bit wide buses are modeled. The buses
are considered to be placed above a dedicated ground plane. Every line has been split
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Fig. 2.8: Distributed full RLMC interconnect model with power grid lines as return paths (af-
ter [78, 79]): line resistance Ri, ground capacitance Cg,i, coupling capacitance Cc,i, self-inductance
Li, and mutual inductance Mij , where i and j are the line indexes.
into 10 segments. The thickness, width, and spacing of the lines as well as the distance
to the lower and upper metal layers are all considered to be 1 µm. The values have been
chosen according to the upper layers characteristics of a generic 100 nm 1.8 V technol-
ogy [125]. They represent typical scenarios for parallel buses in global and intermediate
parallel buses, as there can appear, depending on the rise times, significant capacitive and
inductive coupling effects. Note that, the employed transistor models used to implement
the buffers also correspond to such a technological node [40].
Fig. 2.9 illustrates the parameter extraction flow. FastHenry [75] was used to extract
the total resistances and inductances. In addition to material constants for metal (copper)
and dielectric (SiO2) and discretization values for the interconnect structure under consid-
eration, the input data is specified by the number of wires N , wire length l, wire width w,
2.3 EFFECTS OF INPUT PATTERNS ON CROSSTALK, DELAY, AND POWER 27
FastHenry/FastCap input file generation
Input data: N , l, w, t, p, d
FastCap:
Capacitance extraction
FastHenry:
Impedance extraction
RC, RLC, RLMC
Spice file generation
Spice simulation
Model comparison
and analysis
Fig. 2.9: Parameter extraction flow
wire thickness t, wire pitch p, and distance between two metal layers d. In order to obtain
the required distributed parameter values, the input file for FastHenry has been adapted
by splitting the five wires (N = 5), each of 1 mm length, into 10 segments (S= 10) closely
spaced to one another. Thus, 50 resistances, 50 line inductances, and 1225 mutual cou-
pling coefficients have been extracted and written into a SPICE netlist. Furthermore, the
total ground and coupling capacitances have been computed with FastCap [123]. A total
of 50 self-capacitances and 40 mutual capacitances have been extracted and afterwards
used to complete the aforementioned SPICE netlist.
An approximate range for the driver impedance is of 50 to 300 Ω, as indicated in [117].
The lines in the simulations are driven by inverters with 75 Ω output resistance. It is
to be mentioned that with every new VDSM technology node, drivers with decreasing
impedance can be employed, and in the case of low-impedance drivers, there may be a
greater need to employ inductive interconnect models.
At frequencies corresponding to rise times in the order of picoseconds, there may
be significant skin depth to be considered [30]. Therefore, FastHenry simulations have
been performed, which show the error in extracted interconnect parameters as a func-
tion of frequency at increasing values for volume discretization parameters. From these
28 CHAPTER 2 TECHNOLOGICAL ASPECTS OF INTERCONNECTS AND EFFECTS OF INPUT PATTERNS
results, it could be seen that for frequencies leading to rise times larger than approxi-
mately 25 ps, the influence of the skin effect on extracted interconnect parameters can
be neglected. Apart from geometry and material constants, this value for the rise times
also depends on the desired accuracy of extracted parameters. We have therefore re-
stricted our simulations to rise times larger than 25 ps and present results for 25 ps, 50 ps,
and 75 ps, which correspond to the significant frequencies of 13.6 GHz, 6.8 GHz, and
4.53 GHz respectively. The highest significant frequency, 13.6 GHz, has a corresponding
wavelength of λ= 22.059 mm, which is much larger than the maximum simulated inter-
connect length of 1 mm. Thus, based on the qualitative and quantitative measures given
in Sec. 2.2, quasi-stationarity can be assumed without any loss of accuracy and thus, the
non-retarded PEEC method can be employed.
The error involved with various discretizations of conductors into segments was ob-
served in further FastHenry simulations to find the optimal trade-off between accuracy
and computation time. From these simulations the number of segments has been found
that is necessary for the extracted impedance parameters to converge to their final values
within a specified range. As an example, for a simulation in which the number of seg-
ments is increased from 1 to 25, the errors in the signal delay computed with the three
investigated interconnect models are referenced to the case of an RLMC model with the
largest number of segments, considered to be the most precise model in this case. Now,
if a maximum value of 1 % for these errors is specified, it can be shown that 7 segments
provide sufficient accuracy and may be used for simulation. Because there is not much
additional computational overhead involved and the above errors can be further reduced,
10 segments per wire of 1000 µm length have been chosen for the scenarios discussed. In
this case, the maximum observed error is about 0.3 % [255].
Nonetheless, the previously discussed figures of merit that have been proposed for
line inductance cannot be directly applied when taking into account inductive coupling.
Therefore, SPICE [197] simulations have been performed that allow to compare three
cases of modeling an interconnect line, namely: a distributed RC line, a distributed sim-
ple RLC line without mutual inductances, and a distributed full RLMC line including
inductive coupling.
2.3.2 Crosstalk
The electromagnetic fields surrounding each interconnect wire interact with each other
and induce undesired signals in all the neighboring lines. When dealing with this un-
intended interference designers refer to crosstalk or signal integrity. Crosstalk can have
mainly two origins: capacitive and inductive. The capacitive coupling effect is a short-
range effect as only the mutual capacitances between adjacent bus lines have a significant
influence on crosstalk. On the contrary, mutual inductance decays only slowly with bus-
line spacing making the inductive effect a long-range phenomenon [59, 213, 228]. The
inductive far-coupling effect can be observed in Fig. 2.10, which depicts inductive and
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Fig. 2.10: Normalized inductive and capacitive coupling versus neighbor order
capacitive coupling between the first and all other lines of a 20-bit wide signal bus for the
distributed RLMC model The figure clearly shows the rapid drop in capacitive coupling
between neighbors of higher order compared to inductive coupling. Therefore, spacing
is not an effective technique to reduce inductive coupling.
Fig. 2.11 shows simulations of a 5-bit signal bus with four lines held at ground and the
remaining neighboring line switching from 0 to 1. The voltage at the far end of the quiet
first line is then plotted as a function of time and order of neighboring wire for the three
interconnect models investigated. The main conclusion that can be drawn from Fig. 2.11
is that the simple RLC model cannot accurately estimate crosstalk. Additionally, it can be
seen that the influence of capacitive coupling is comparable to that of inductive coupling
when the first-order aggressor toggles. However, in the case of a toggle in the fourth-
order neighbor, the voltage glitch predicted by inductive coupling for several transition
activity patterns may be even more than one order of magnitude larger than the one
predicted by the RLC and RC models. Further details about crosstalk noise for quiet and
switching lines can be found in [29, 30].
2.3.3 Signal Delay
Fig. 2.12 shows two particular cases from the set of simulations results. The waveform
of the voltage at the far end of the third signal wire is plotted against time for all three
interconnect models.
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Fig. 2.11: Crosstalk at the far end of the quiet first line for a toggling in neighbors of different order
with an input signal rise time of 25 ps
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Fig. 2.12: Effects of switching patterns 0↓↑↓0 and 00↑00 on signal delay and rise and fall times in
the third line for RC, RLC, and RLMC modeling
The inclusion of line inductance brings to light not only overshoots and undershoots,
which introduce large crosstalk noise on neighboring lines, but also the increase of sig-
nal delay [30,109,203]. Disregarding line inductance generally results in underestimating
the delay [109]. Nevertheless, as seen in Fig. 2.12, the propagation delay may increase
or decrease compared to the RC model prediction. Moreover, those delays are strongly
correlated to the input data pattern [25, 192, 213] and models are required at higher lev-
els of abstraction to include these effects. For this purpose, a linear pattern-dependent
delay model which accurately predicts signal delay in both inductively and capacitively
coupled VDSM interconnects is proposed in Chap. 4.
Cao et al. concluded in [25] that when taking into account inductive coupling, worst
case delay and noise are dominated more by the switching pattern ↑↓↑↓↑2 than of the
↓↓↑↓↓ one. Furthermore, Tu et al. showed in [192] that the former switching pattern be-
comes the worst-case scenario with increasing wire capacitance. However, for smaller
coupling capacitance the worst-case pattern was reported to change to ↑↑↑↑↑. Simulation
results showed that, for the chosen simulation settings, the best-case switching patterns
for the RC model are the worst-case patterns for the RLMC model and vice versa. De-
pending on the switching pattern, the simple RLC model is closer to either the RC or
RLMC model. The signal delay is predicted by the RC model with an error varying be-
tween –55.1 % and 78.8 % for l = 500 µm and between –62.2 % and 101.6 % for l = 1000 µm
with respect to the RLMC model.
In the case of capacitive coupling, an aggressor transition in the opposite direction
increases the total capacitance the victim has to charge, and the transition is thus slowed
down. On the contrary, in inductively coupled lines, an aggressor transition in the same
direction induces a current flowing in the opposite direction to the one in the victim.
Consequently, the effective current decreases and the delay increases.
2↑, ↓, 0, and 1 denote low-high, high-low, quiet on zero, and quiet on one transitions, respectively
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Tab. 2.3: Output rise times for line 3 for input rise times of 50 ps
Transition RC RLC RLMC
00↑00 54.6 ps 41.1 ps 46.5 ps
0↓↑↓0 61.4 ps 43.7 ps 89.5 ps
↓↓↑↓↓ 60.6 ps 43.2 ps 11.0 ps
↓↑↑↑↓ 46.9 ps 38.2 ps 41.6 ps
↑↓↑↓↑ 62.3 ps 44.2 ps 50.9 ps
↑↑↑↑↑ 47.2 ps 38.3 ps 32.4 ps
Fig. 2.13 a) shows a bar plot of the signal delay for three different values for the input
rise time. The three patterns depicted were chosen based on the following reasoning. The
first pattern, 00↑00, included as a reference, is considered to be a “neutral” or “nominal”
case which does not have a significant impact on signal delay and is always bounded
by the delay incurred by the two other patterns. The second pattern, ↑↑↑↑↑, is the best
case pattern for the signal delay predicted by the RC model, but the worst case for a
highly inductive RLMC interconnect system. The opposite holds for the switching pat-
tern ↓↓↑↓↓, which is the best case for the RLMC model, but the worst case for the RC
model. For the sake of completeness, it is also important to mention here, that the value
of the far-end load capacitance may significantly influence the inductive behavior of the
line as indicated in Sec. 2.2.
Because inductance effects generally become less important with decreasing signal fre-
quencies, one would expect a change in the worst case switching patterns for the RLMC
model with varying frequencies. This situation is indicated in Fig. 2.13 a) where one can
observe a decrease in the signal delay caused by the pattern ↑↑↑↑↑ and an increase in the
signal delay due to the pattern ↓↓↑↓↓ with increasing rise times and, thus, decreasing sig-
nificant frequencies. A different approach to show this change in worst-case patterns for
the RLMC model is indicated by Fig. 2.13 b). In this figure, the input rise time is held
at a constant value while the ground and coupling capacitances in the netlist used for
SPICE simulations are successively increased from their original values up to five times
that value. On the one hand, the expected general increase in signal delay with increasing
capacitances can be observed. On the other hand, one can see that the delay caused by the
pattern ↓↓↑↓↓ takes over the delay caused by ↑↑↑↑↑ at a certain point, thus clearly show-
ing the greater impact of capacitance than inductance on timing from this point onward.
The technological reason behind such an increase in capacitance, particularly in the case
of coupling capacitance, is the aforementioned interconnect scaling. Because scaling has
a more significant influence on the lateral dimensions of interconnects, the aspect ratio
between adjacent signal wires tends to increase and, thus, does the capacitive coupling
between these wires.
Previous work showed that when including in the employed interconnect models only
line inductances, the rise and fall times of the signal waveforms improve as the inductance
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Fig. 2.13: Effects of rise time and wire capacitance on worst case switching patterns and signal
delay for the RLMC model
effects increase [109]. Nevertheless, as also shown in [213], when taking into account the
coupling inductance, the statement does not hold. The rise time has been computed as
the difference between the time instances when the signal reaches 90 % and 10 % of the
final value, respectively.
Tab. 2.3 and Fig. 2.12 show opposite effects with respect to different lines in the case
of the same data toggling context. For instance, in the first case, the rise time in line 3
is predicted with an error of 17.42 % by the RC model, while in the second case, the
introduced error is –31.40 %. Thus, rise and fall times (and hence power consumption
induced by short-circuits) strongly depend on the data toggling pattern. It is important to
add that RLC models generally fail to accurately predict rise and fall times and introduce
significant errors.
2.3.4 Power Consumption
The switching component of power dissipation corresponds to the amount of energy re-
quired for completely charging the parasitic capacitors. However, this is true only when
the transient state is over. Otherwise, the voltage on the capacitors is not necessarily
settled, there is still a current flowing through the inductances when the next transition
occurs, and therefore some energy is stored in these elements. Simulations showed, that
in the case of an RLMC interconnect model, some differences in the switching power
dissipated exclusively in the lines appear. Nevertheless, those discrepancies are getting
important only when switching occurs very fast. In those situations, the performed sim-
ulations showed that the signals are degraded to such an extent which makes them un-
acceptable anyway. In brief, it can be said that switching power consumption does not
depend on inductive effects, but only on the ground and coupling capacitance [228].
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For the purpose of analyzing the power consumption in interconnects, inductive ef-
fects can be neglected and only the coupling capacitances must be taken into consid-
eration. Basically, when a toggling occurs, more capacitance needs to be charged and
discharged than just the ground capacitance because of the capacitive coupling. How-
ever, depending on the toggling or non-toggling on the line itself and on the first order
neighbors, a line driver could consume a maximum of energy for charging four times the
coupling capacitance or receive an energy equivalent to charging two times the coupling
capacitance. As mentioned in [228], the power consumption due to capacitive coupling
in non-synchronously toggling interconnects is slightly smaller because of the induced
dynamic delay.
The switching component of power consumption is independent of the rise and fall
times of the input waveforms. However, direct current paths between Vdd and ground
appear exactly during the rise and the fall of input signals. As indicated in Sec. 2.1, the
short-circuit power consumption is directly proportional to the rise and fall times. For
interconnects modeled only by line inductances, previous work showed that the rise and
fall times of signal waveforms improve as the inductance effects increase [109]. Never-
theless, when taking into account the coupling inductance, the statement does not remain
true. As previously mentioned, Tab. 2.3 and Fig. 2.12 show opposite effects with respect
to different bus models in the case of the same data toggling context. Because of important
overshoots and undershoots, simulations proved that the overall short-circuit power con-
sumption does not necessarily have to decrease, as spurious short-circuit currents can ap-
pear whenever a sufficiently big spike opens the complementary transistors [213]. Thus,
it can be concluded that the short-circuit power consumption strongly dependends on the
capacitive and inductive coupling as well as on the input data patterns.
In order to assure high performance, long resistive interconnects are driven by re-
peaters. Those repeaters are generally large gates and are responsible for a notable part
of the total power consumption. When not taking into account the mutual inductances, as
line inductance effects increase, the optimum number of repeaters for minimum propaga-
tion delay decreases [109,70]. Moreover, fewer and smaller repeaters result in a significant
reduction of the dynamic power consumption induced by those buffers. Nonetheless, as
previously seen, the worst case signal delay predicted by an RLMC interconnect model
degrades dramatically compared to the signal delay resulted in simulations of an RLC
model. Thus, in inductively coupled on-chip interconnects, the optimum number of re-
peaters is generally higher than the number predicted by an RLC model and the expected
savings in area and power consumption are therefore too optimistic.
2.3.5 Influence of Process Variations on Interconnect Parameters
In the following, the effects of process variations on interconnect parameters is analyzed
by modeling width, pitch, and thickness as Gaussian distributions. Using the same wire
topology as in the previous section, uncorrelated sets of 1000 Gaussian distributed values
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Fig. 2.14: Process variations modeling for width (wmean=1 µm) modeled with 1000 normally
distributed random values. Thickness and pitch were modeled in the same way (tmean=1 µm,
pmean=3 µm)
for pitch, width, and thickness have been generated. Fig. 2.14 illustrates such a distribu-
tion for the wire width. The thousand different sets of values were used in field solver
simulations with FastCap and FastHenry to obtain the interconnect parameters depend-
ing on process variations. Example plots are shown in Fig. 2.15.
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Fig. 2.15 shows the distribution of a geometric parameter on the left side and the ef-
fect on coupling capacitance C23 and coupling inductance M23 on the right side. Because
coupling capacitance is proportional to the inverse of the distance between wires, its dis-
tribution is not Gaussian. Likewise, (mutual) inductance is a nonlinear function of inter-
connect dimensions and therefore a non-Gaussian distribution. It is important to notice
that process variations affect the inter-wire capacitance much more than the mutual and
self inductance. Thus, especially the variations in capacitance must be accurately taken
into consideration. In Chap. 4, the proposed pattern-dependent delay model is extended
to encompass also process variations.
2.4 Summary
Based on a rigorous analysis of the impact of technology scaling on interconnects struc-
tures, this section discussed first the effects of very deep sub-micron technologies on per-
formance and power consumption. It has been shown that since global, intermediate, and
local wires are scaled down following distinct rules, different effects will prevail in each
case. Afterwards, based on the PEEC method several interconnect models of increasing
complexity have been presented. Moreover, the characterization of driving gates and the
interfacing thereof with interconnect models has also been addressed.
Distributed models including also capacitive and inductive coupling have been cho-
sen for analyzing their impact on crosstalk, delay, and power consumption. The most
important outcome is that all those parameters are pattern-dependent, and in order to
be able to perform an accurate high-level analysis, efficient delay models are required
that can cope with that pattern dependency. Moreover, it has been shown that capac-
itive and inductive coupling have antagonistic effects on delay and that under normal
operating conditions, inductive coupling does not influence the switching component of
the dynamic power consumption. Nonetheless, inductive effects modify slews, affecting
therefore the short-circuit component of the dynamic power consumption which repre-
sents usually a very small fraction of the total dynamic power consumption in optimized
interconnects. Furthermore, it has been shown that process variations have a significant
influence on interconnect model parameters and that those variations have to be taken
into account in any accurate delay model.
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In the previous chapter, it has been pointed out that interconnect parasitics have a
growing impact and pose an increasingly severe pressure on the design process. Resis-
tive, capacitive, and inductive effects together with increased influenced process varia-
tions may cause important signal perturbations and crosstalk affecting thus overall per-
formance, reliability, power consumption and thermal requirements.
The abovementioned issues can be partially or even sometimes completely mitigated
by means of different techniques available at different abstraction levels. This chapter dis-
cusses – albeit not exhaustively – the benefits and drawbacks of several such optimization
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methods applicable at different levels: technology, layout and routing, circuits, architec-
tural and system. First, traditional and more radical advances and paradigm shifts in
technology are enumerated. Besides better interconnect materials, one can envisage inte-
grating on-chip optoelectronical, molecular, or carbon nanotubes for designing efficient
on-chip communication structures. Secondly, several measures like shielding by means of
inserting lines or complete ground planes, wire sizing and shaping can be considered at
the layout and routing level. Third, a multitude of optimization opportunities like buffer
or booster insertion, partitioning and cascading drivers, driver sizing, line termination
circuits, precharging circuits, or voltage scaling are available at circuit level.
As this thesis deals with optimizing delay and power at high levels of abstraction by
means of signal encoding schemes, the focus is put on architectural and system level
optimization methods. Here, optimization solutions span a vast domain from novel
interconnect-oriented architectures up to more abstract communication schemes (proto-
cols, fault-tolerance, signal encoding) and early high-level interconnect planning design
methods.
3.1 Technological Level
The worst coupling case is fundamentally determined by wire and dielectric materials
as well as their (minimum) sizes and manufacturing process. As mentioned by the SIA
Roadmap in [67], there are two main trends in interconnect optimization. For the near
term which refers to technologies larger than 32 nm, the most difficult challenges are re-
lated introducing new materials that meet the wire conductivity requirements and reduce
the dielectric permittivity. Nevertheless, for the long term, i.e. technologies lower than
32 nm, performance requirements will not be satisfied anymore with traditional scaling
and the solution will derive only from innovative methods like optical, radio frequency,
molecular, carbon nanotubes, or vertical integration combined with accelerated efforts in
packaging and design [67].
One of the most challenging interconnect-related predictions ever made by the ITRS
[66, 67] has been the lowering of the dielectric constant and the industry transition has
taken longer than any other previous roadmap predictions. In order to achieve even
lower K values, porosity can be added. However, integrating porosity is expected to be
even more problematic as all possible solutions provide a lower reliability due to their
lower chemical integrity and thermal expansion coefficients that stress metalization.
Wire resistance of polysilicon and wires, and thus interconnect delay, has been re-
duced by the introduction of copper and silicides. Nevertheless, copper, like some low-K
materials, does not solve the fundamental problem of long wire delay and represents just
a temporary solution for a couple of technological generations [141]. Thus, meeting the
conductivity requirements remains an essential challenge also in the near term. More-
over, difficult challenges in the near term regarding interconnects are mainly related to
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reliability, manufacturability, integrating interconnect structures with new materials and
processes, process variability, and three dimensional control of interconnect features [67].
Copper and low-K are expected to continue to find applications in future technology
generations, however, novel and more radical interconnect solutions will be eventually
required to cope with the increasing challenges. The main long term challenge identified
by the ITRS is related to identifying solutions that address global scaling issues [67]. It
is widely accepted that by applying the traditional scaling scheme, performance require-
ments will no longer be satisfied. Therefore, unconventional and radical interconnect
solutions beyond copper and low-K have to be defined.
Photonic or optical interconnects have been considered as potential candidates for
solving global interconnect issues. However, they have gained an increasing interest and
started to be regarded as a viable solution in the future only after significant progress has
been achieved in the last years. In order to be competitive with classical interconnects,
optical electronics must provide first high-speed, low-power communication devices at
small sizes and manageable costs. Moreover, those devices have to be compatible with
CMOS technologies [37].
In three-dimensional integration, active layers are stacked one upon another. The
main benefits of three-dimensional integration are the high achieved density and the re-
duction of interconnect length, i.e. improvement of interconnect performance. The fun-
damental issues are reliability and manufacturability of 3D stacks and strict thermal man-
agement, i.e. heat dissipation flow [37, 67].
Other aggressive and radical ideas include on-chip RF/microwave, cooled supercon-
ductors, carbon nanotubes, and molecular interconnects [68]. However, those methods
are in their early stages of development and issues like technology maturity and main-
stream transfer have still a long way to go.
3.2 Layout and Routing Level
Crosstalk depends not only on signal characteristics like rise time but also on the geom-
etry of the lines. Layout techniques integrated in place and route tools can be used to
reduce crosstalk and mitigate the undesired induced effects.
3.2.1 Increased Metal Separation and Shielding
When the coupling capacitances between bus lines increases and gets comparable to or
larger than the ground capacitance, crosstalk noise at the input of the subsequent gates
can produce undesired glitches which at their turn can generate malfunctions. Spacing or
increased metal separation is an anti-crosstalk technique in which a trade-off between the
total bus area and the maximum allowed crosstalk is realized. Wires are spaced as distant
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as possible from each other and the coupling capacitance are reduced as much as possible.
Additionally, inter-wire coupling can be reduced by making sure that no two lines are
laid out parallel or next to each other for longer than a maximum length. However, due
to the fact that the mutual inductance decays much slower than the coupling capacitance,
spacing is not an efficient method if inductive effects are significant.
Multilayer interconnections emerged as a viable method for efficiently connecting
transistors on-chip [6]. As a great amount of chip area is occupied by interconnects and
because the average interconnection length is inversely proportional to the total number
of layers, multilayer metaling reduces die area and improves interconnect performance.
However, when inductive effects cannot be neglected, current return paths are very diffi-
cult to predict in higher metal layers if no dedicated ground planes or lines exists. Screen-
ing techniques consists of adding an extra ground or Vdd line close to the lines affected
by crosstalk. This way, crosstalk is reduced as a close return path is provided. Shielding
refers to inserting a ground or Vdd line between two signal lines. Even though shielding is
an area-expensive technique, it makes the behavior of interconnects in terms of crosstalk
and delay a lot more predictable [141]. The fundamental idea is that the smaller the loop
inductance, the smaller the Ldi
dt
noise.
Shielding represents at first sight a waste of interconnection resources but in some ap-
plications it may be preferable to having many reference planes. Furthermore, ground
planes slightly increase Cg, but Cc remains in general unmodified while inductive effects
can be significantly decreased. Moreover, simultaneous shield insertion and net order-
ing (SINO) for RLC nets has also been addressed in [58]. Several algorithms have been
proposed based on Greedy techniques, Graph-Coloring and Simulated Annealing. How-
ever, due to the long range of current return paths, shielding is capable of screening only
part of these signals current return paths, and thus depending on the rise times and wire
geometry it might eliminate the inductive coupling only partly [111, 112].
3.2.2 Wire Sizing, Wire Splitting, and Interconnect Routing
Although wire sizing is a very efficient technique to optimize delay in non-coupled RC
lines, it has reduced applicability for delay improvement in coupled RC and inductive
lines. Cheng et al. showed in [30] that low-frequency self-inductance does not decreases
by more than 10 % with the doubling of the width, and that the reduction at high fre-
quencies is even smaller due to skin and proximity effects. At high frequencies, because
of the skin and proximity effects, the majority of the currents are conducted around the
corners of the wire [30]. Wires wider than about two skin-depths do not really result in
a larger high-frequency resistance reduction. Therefore, lines have to be split in order to
reduce line reactances as for instance, splitting a wire characterized by significant skin
and proximity effects in N parallel wires about two skin-depths width each could reduce
the reactance by N times. Inductive effects can be further reduced by combining wire
splitting with insertion of dedicated ground lines. This is especially interesting for the
3.2 LAYOUT AND ROUTING LEVEL 41
W0
C L
W(x)
x
Fig. 3.1: Wire shaping or tapering (after [41])
scope of this thesis, as signal encoding can be regarded at lower levels of abstraction as
an enhanced combination of wire splitting, spacing, and/or dedicated ground/power
line insertion.
It has been shown in [41] that the width of an inductive interconnect affects the power
consumption. As the ratio between self-inductance and resistance increases with the wire
width, the signal transition time is also reduced. Thus, the short-circuit power consump-
tion component decreases. However, due to the matching characteristics between line
and interconnects, the short-circuit power consumption augments. With increasing wire
width, the spacing between lines is reduced which leads to higher coupling capacitances.
Therefore, the switching power consumption increases with wire width and an optimum
can be found for the total dynamic power consumption.
Wire shaping can improve circuit speed and for RC lines the optimum wire shaping
function that minimizes delay is an exponential function [41]. Wire tapering is a tech-
nique that increases the wire width at the near-end of the line as shown in Fig. 3.1. Thus,
the total line resistance is reduced as well as the resistive shielding effect while the line
inductance is increased. The propagation delay in RLC interconnects is determined by
the relationship between the RC time constant and the LC time constant (time of flight).
If the inductive behavior of a line dominates the resistive behavior than the signal propa-
gation delay is determined by the inductive time constant. It has been shown in [41], that
the wire tapering function gives the following width, W (x):
W (x) = W0 ·e
2L0C0
c
x, (3.1)
where
c =
2CfL0l
W0
(3.2)
and L0, Cf , C0 are the line inductance per square, the fringing capacitance per unit length,
and the line capacitance per unit area, respectively. The far-end width W0 can be deter-
mined numerically.
As mentioned in [141], any approach helping to reduce the wire length is bound to
have a significant impact. It has been shown that routing also in the diagonal direction –
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the so-called 45◦ routing – achieves an important reduction in wire length in comparison
with the classical Manhattan-style routing. Nevertheless, inductive coupling becomes
more of an issue as it cannot be generally neglected between neighboring metal layers
containing non-orthogonal lines. Furthermore, crosstalk effects can be controlled by using
predefined wire structures, so-called regular fabrics. Thus, designers can ensure through
conservative design that the requirements are satisfied, however, with a cost in flexibility.
3.3 Circuit Level
In the following, several circuit level techniques that reduce crosstalk, improve signal de-
lay, and decrease power consumption in interconnects are reviewed. The most widely
used are buffer (or booster) insertion, anti-crosstalk line terminations, precharging cir-
cuits, differential signaling, etc.
3.3.1 Line Terminations
Line terminations or line matching is a technique that has been extensively used in printed
circuit board (PCB) design in order to reduce transmission line effects with minimal per-
formance sacrifice [30]. The terminations are inserted at the far end in order not to affect
Shunt−RC Termination
Series−R Shunt−C Termination
Series−R Termination
Diode Termination
Fig. 3.2: Line terminations (after [30])
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Fig. 3.3: Reducing RC delay via buffer insertion (after [141])
the performance by slowing down switchings. Basically, there are four possible termina-
tions as illustrated in Fig. 3.2: Shunt-RC, Series-R Shunt-C, Series-R, and Diode.
In [30], the performance of the abovementioned terminations has been analyzed and
compared. The diode termination has been rapidly discarded due to the high induced
power consumption. Thus, it has been concluded that compared with the Shunt-RC ter-
mination, the Series-R Shunt-C termination provides a more efficient noise reduction at
the expense of a higher performance loss. Further, the Series-R termination exhibits the
best noise decreasing at the lowest performance loss, and is thus to be preferred in high-
speed VDSM technologies.
3.3.2 Buffer Insertion
Traditionally, buffers (or repeaters) have been inserted in long interconnects in order to
reduce the RC delay, which is a square function of the total length (see Fig. 3.3). However,
buffer insertion is a technique that efficiently reduces inductive effects by shortening the
initial current paths. This results in smaller current loops, and thus decreased inductive
crosstalk. Buffer insertion typically reduces crosstalk noise but sometimes degrades the
performance due to the additional delays of the inserted buffers and there is clearly an
optimum delay that can be achieved by means of repeater insertion.
Considering that the buffers exhibit the same delay tb, the optimum number of re-
peaters nb for an RC line of PUL resistance R, PUL capacitance C, and length l can be
derived as given in [141]:
nb = l
√
0.38RC
tb
=
√
tw
tb
, (3.3)
with a corresponding minimum wire delay:
tp = 2
√
twtb, (3.4)
where tw represents the delay of the unbuffered line. The optimum is obtained when the
delay of the buffers is equal to that of the wire segments.
The buffer propagation time depends nevertheless on the load capacitance and there-
fore, it is of utmost importance to size the repeaters in order to efficiently decrease the total
delay. By denoting with Rd and Cd the resistance and input capacitance of a minimum-
sized buffer, respectively, and employing the Elmore delay model, the following values
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for buffer number, buffer size (sb), and minimum wire delay are obtained:
nb = l
√
0.38RC
0.69RdCd(1 + γ)
=
√
tw
t
(1)
b
, (3.5)
sb =
√
RdC
RCd
, (3.6)
tp =
(
1.38 + 1.02
√
1 + γ
)
l
√
RdCdRC, (3.7)
where γ denotes the ratio between the intrinsic output and input capacitances of the
buffer, and t
(1)
b =0.69(1 + γ)RdCd represents the delay of an inverter for a fan-out equal to
one [141]. Further, there exists an optimal or critical length, lc = l/nb, for a given technol-
ogy and a routing layer, and the delay, tc, of a segment of critical length is independent of
the routing layer:
tc =
tp
nb
= 2
(
1 +
√
0.69
0.38(1 + γ)
)
tp = 2
(
1 +
1.3475√
1 + γ
)
tp. (3.8)
Therefore, inserting buffers is useful only if the critical length is at most half of the wire
length.
Ismail and Friedman showed in [70], that the formulas derived for RC lines can be
generalized for lines exhibiting self inductance as follows:
nb = l
√
RC
2RdCd
· 1
1 + 0.18
(
l
2ξ
√
RC
RdCd
)30.3
, (3.9)
sb =
√
RdC
RCd
· 1
1 + 0.16
(
l
2ξ
√
RC
RdCd
)30.24
, (3.10)
where ξ represents the damping factor of an RLC line as defined in Sec. 2.2. It is to be
noticed that the optimal number of buffers in an RC line has been approximated as:
nb = l
√
RC
2RdCd
(3.11)
When the damping factor tends to infinity, the right factors of the above formulas tend to
one, and the case of a purelyRC line is obtained. Further, it has been argued that the tradi-
tional quadratic delay of RC lines tends to a linear dependence with increasing inductive
effects. Nevertheless, it must be added that for short to medium segments, inductance
increases delay. Moreover, as intrinsic gate delay steadily decreases with technological
advances, long lines can be split into many short segments in order to achieve the opti-
mum delay. This means, that with each extra introduced buffer, the segment length (and
thus inductance) is decreased.
3.3 CIRCUIT LEVEL 45
3.3.3 Advanced Signaling Techniques and Driving Circuits
The most common way to decrease switching-induced delay when driving large loads is
to increase the driving transistor sizes and thus the average switching current. In the last
years, several other advanced methods and circuits for driving long on-chip interconnects
emerged, for instance differential signaling, boosters, or reduced-swing circuits [204].
Because repeaters are responsible for increasing area, power, and design resources,
and due to the fact that they are inherently limited in how much they can improve the per-
formance, a novel circuit technique called booster has been presented in [124] for driving
long on-chip interconnect. Boosters have the advantage of being bidirectional and pro-
viding a low impedance termination to improve signal integrity. Moreover, they are typ-
ically inserted three times less frequently than repeaters for optimal performance which
also results in a reduced total power consumption. Unlike traditional repeaters, boosters
possess a floorplan-friendly characteristic as they are relatively insensitive to placement
variation. Placing a nonoptimal number of boosters does not hurt the overall performance
which makes them very attractive solution for driving long noisy wires.
Low-swing or reduced-swing circuits reduce the signal swing at the driver output. A
generalized scheme for reduced-swing interconnect circuits is illustrated in Fig. 3.4. The
delay is reduced linearly with the voltage swing, while current is also reduced [141]. Be-
sides an improved performance, low-swing circuits significantly decrease the dynamic
power consumption which is of paramount importance especially when driving large ca-
pacitive loads. The main drawbacks of low-swing signaling are reduced signal integrity
and noise margins. Furthermore, for low-swing on-chip data transmission to work prop-
erly, circuits similar to sense amplifier have to be employed. Low-swing circuits can be
static or dynamic (precharged), single-ended or double-ended (differential) [141].
The main idea behind differential signaling is to transmit both the signal and its
complement obliging thus the neighboring lines to toggle in opposite directions. Con-
sequently, the capacitive crosstalk in the sensitive low-swing networks is reduced, and
even more importantly, the inductive noise is also considerably decreased by providing
nearby return paths for fast signals. Again, the technique can be regarded as a low-level
signal encoding scheme especially because differential signals are implemented by using
Swing
Initial Line Swing
Reduced
Driver Receiver
Fig. 3.4: General scheme of a low-swing interconnect structure (after [141])
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interleaved redundant signals. Signal encoding is even more promising, due to the fact
that in order to reduce capacitive coupling, signal lines and their negated counterpart
should not be placed right next to each other [30].
Another method to improve the response of large interconnect structures and not only,
precharching can be employed [141]. The benefit of speeding-up the loading of large
loads comes however with typical drawbacks of dynamic circuits: leakage, charge shar-
ing and loss. Therefore, improvements like the so-called pulse-controlled driver with
sense amplifier have been proposed for circuits in which the capacitive loads are well
known [141].
One interesting technique to reduce power consumption in digital CMOS circuits is
offered by the so-called adiabatic circuits. Power can be decreased by introducing an in-
ductor in the charging path and thus slowing down the charge transport. Additionally,
the inductor can act as an energy storage element, conserving the energy that is normally
dissipated during discharging. An LC resonant circuit is formed together with the para-
sitic capacitances [166, 198]. An essential disadvantage of adiabatic circuits is their poor
power-delay product.
While charge recovery is very attractive because of its asymptotically zero energy, it
is advantageous only at very low operating rates. It has been argued that voltage scal-
ing is much more efficient in both energy and performance when including the energy
consumed in the rail drivers [64].
3.4 Architectural and System Level
With increasing system complexity, chip size, and operating frequencies, solving intercon-
nect problems will be crucial for design engineers. As on-chip communication becomes
to be limited by physical constraints like speed of light or thermal noise, interconnect
planning, design, and optimization has to be tackled also at architecture and system level
where significant optimization opportunities can be exploited. Therefore, interconnect
structures emerge as one of the most (if not the most) critical design issue also at high
levels of abstraction.
3.4.1 High-Level Interconnect Planning and Optimization
Cong presented in [32] a set of concepts, algorithms, and methods for an interconnect-
centric design flow. The design flow allows interconnect design and optimization at ev-
ery layer of the design process as it consists of three major phases: interconnect planning,
interconnect synthesis, and interconnect layout. Moreover, the flow disposes of several
interconnect prediction models. The main idea behind the concept is the goal that de-
signer teams should focus only on designs mainly at system level.
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Architecture/Conceptual−Level Design
Physical Hierarchy Generation
Floorplan/Coarse Placement with Interconnect Planning
Interconnect Architecture Planning
Interconnect Planning
Design Specification
Performance Driven Global Routing
Interconnect Synthesis
Pseudo Pin Assignment under Noise Control
Interconnect Layout
Route Planning
Point−to−point Gridless Routing
Full Layout
Interconnect Performance
Estimation Models
Topology Optimization with Buffer Insertion
Wire Sizing and Spacing
Simultaneous Buffer Insertion and Wire Sizing
Simultaneous Topology Construction with
Buffer Insertion and Wire Sizing
Synthesis and Placement under Physical Hierarchy
Interconnect Optimization
Fig. 3.5: Overview of the interconnect-centric design flow proposed in [32]
Given a specification, the functional hierarchy is transformed into a physical hierar-
chy during the first phase, i.e. interconnect planning. Additionally, coarse placement and
global interconnect planning can be performed simultaneously at early design stages. At
this step, iterations with the conceptual level should be done in order to be able to ex-
ploit as efficiently as possible optimization opportunities at high levels of abstraction.
Secondly, synthesis and placement for each module is performed under the constraints
of the resulted physical hierarchy. Afterwards, interconnect synthesis follows including
performance-driven global routing along with a set of delay and noise minimization tech-
niques. Finally, interconnect layout is completed by means of a coarse grid based route
planning engine and a point-to-point one. Although the abovementioned design flow is
yet to be fully implemented, the concepts presented in [32] share the important quality to
have highlighted the importance of interconnect-centric design flows and to have partly
shown what requirements, constraints, and goals the algorithms of the flow must face.
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An essential step of any interconnect-centric design flow in terms of achieving high
performance at minimum power and area penalty is the buffer insertion process. Tra-
ditionally, the inserted buffers barely influenced the total area and power consumption
of a system. However, with rapidly increasing interconnect length, the number of total
required repeaters augments dramatically. Consequently, buffers are reported to become
a problem at both chip- and block-level [56, 165] as they will eventually be responsible
for the majority of the die area and total static power consumption (leakage-induced).
Such an explosive increase in repeater number will finally have a profound impact on
the design flow as area and power consumption minimization in buffered interconnects
must be addresses during the early design phases [24,30]. In this context, a simultaneous
placement and buffer planning for reduction of power consumption in interconnects and
repeaters has been proposed in [210] and is discussed in detail in Chap. 7.
3.4.2 Interconnect-Centric Architectures
Interconnect optimization can be performed also at run-time and not only at design-time
as previously discussed. It is of utmost importance that architectures and system oper-
ation should be conceived in such a manner that performance and power consumption
can be adapted during operation depending on the work load and required performance.
For instance, if at any time during system operation, highest peak communication perfor-
mance is not required, power can be traded for performance. Such techniques are known
as dynamic power-performance management or simply dynamic power management [9].
Even with an efficient repeater insertion, the wire delay cannot be reduced as much as
desired. Thus, for large designs it can turn out that the delay in global wires is larger
than the clock period. As mentioned in [141, 205], the only possibility to cope with
performance-limiting interconnects is at architecture level. The concept of pipelining can
be borrowed from improving the performance of long critical path in order to realize the
so-called multi-cycle communication [33] or wire pipelining [141] represented in Fig. 3.6.
While such a technique does not reduce the total wire delay, throughput can be signif-
icantly improved as the interconnect is transmitting many signals concurrently. It is to
be noticed that pipeline-like interconnection structures have a fundamental impact on
general architecture and system organization. In order to rapidly assess the effectiveness
of competing interconnect architectures, system level simulation engines based on real
and/or statistical data are required [215].
When small signal delays are not required, supply voltage can be scaled down re-
ducing thus power consumption significantly, as the dynamic component of energy con-
sumption is proportional to the square of the supply voltage [45]. Therefore, voltage
scaling (or multiple-Vdd) is a particularly powerful and interesting method which has to
be included in any architecture exhibiting a workload that is variable in time. Moreover,
it must be addressed at every level of abstraction of the design process, especially during
the early phases as communication planning and synthesis [134, 135, 242].
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Fig. 3.6: Multi-cycle communication or wire pipelining (after [141])
Another powerful method is threshold voltage scaling (or multiple-VTH) as at higher
threshold voltages, driving gates react more slowly at input switchings but exhibit at the
same time a significantly decreased leakage current [184]. Hence, multiple-Vdd techniques
have to be combined with multiple-VTH ones in order to achieve an optimal compromise
between performance and total power consumption [182]. Furthermore, in order to re-
duce the leakage-induced power consumption, idle blocks can be shut down fully or at
least partially [9].
Under the previously described scenario in which global and total interconnect lengths
increase dramatically, synchronization of future systems will become a difficult if not im-
possible task to achieve. Hence, a centralized traffic control is getting intractable and
determinism of on-chip communications will disappear. Therefore, an on-chip intercon-
nection paradigm involving local synchronous and global asynchronous (GALS) com-
munication might prove the only feasible solution. Abstracting the physical interconnec-
tions will offer the possibility to cope with problems like unavoidable data failures on
the physical layer or distributed traffic control. Issues like synchronization, scalability,
reuse, distributed control, reliability, lead to the idea to employ solutions proposed for
efficient interconnecting in large-scale communication and networking systems. Conse-
quently, interconnects should be regarded as communication channels in a more abstract
way rather than considering them point-to-point wires. In this context, Benini and De
Micheli introduced in [10] the concept of Networks-on-Chip (NoC). Hereby, techniques
and methods already developed in networks system theory can be reused, while taking
however into account the influence of specific on-chip interconnect characteristics like
VDSM effects, power consumption, and crosstalk, to name only a few [72].
3.4.3 Signal Encoding for Power, Crosstalk, and Delay Optimization
A recently proposed and powerful method to improve performance and/or reduce noise
induced by crosstalk in interconnects is to avoid worst case patterns by means of signal
encoding schemes [141,179]. Thereby, the transmitted data can be modified in such a way
that those transitions that spawn large delays or crosstalk are eliminated. Further, data
encoding can also be employed in order to reduce power consumption [187,189], an idea
which has been proposed more than a decade ago and reached a remarkable maturity,
as a multitude of general and also application-specific codes have been proposed in the
literature.
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As explained in more detail inChap. 4, the worst case switching patterns for delay and
power are identical in capacitively coupled buses. There are however two fundamental
differences between coding-based performance improvement and coding-based power
reduction. First, the latter generally minimizes the amount of worst-case transitions but
does not necessarily eliminate them completely. Secondly, with increasing inductive ef-
fects, the worst case patterns for delay change and those for power remain unmodified.
The underlying idea behind coding schemes for power is to find a mapping func-
tion ΨC that transforms the input codeword alphabet into another one that assigns low-
power transitions to the most probable switching patterns and low-power states to the
most frequent ones. Thus, the dynamic and static power consumption, respectively, are
reduced. As the energy consumption is determined by the transitions on the bus, the
coding scheme requires information on both received and transmitted codewords as il-
lustrated in Fig. 3.7, where vk and wk represent the input and output codeword at time k,
respectively. The efficiency of the mapping function is strongly related to the amount of
information it can handle. However, the complexity of the coding scheme explodes with
every new input and there is clearly an optimum between optimizing power consump-
tion and keeping the complexity and the implied associated power consumption of the
encoder acceptable. The main goal is to enhance interconnect synthesis tools in order to
support an automated – at least partially – implementation of coding schemes [46, 105].
For a bus width B, let the so-called 2B×2B energy cost matrix E [w(i), w(j)] be the ma-
trix that completely describes the energy cost associated with the transitions from w(i) to
w(j) and the associated states. Considering that the code requires n input and m output
codewords for constructing a new codeword, the output codeword at time m is defined
as:
wm = ΨC [vm, vm+1, · · · , vm+n−1︸ ︷︷ ︸
n input codewords
, w0, v1, · · · , vm−1︸ ︷︷ ︸
m output codewords
], (3.12)
where the initial codeword w0 is defined as:
w0 = ΨC [v0, v1, · · · , vn−1, 0, 0, · · · , 0︸ ︷︷ ︸
m
]. (3.13)
A mapping ΨC is called optimal if the average total power consumption:
Eˆt =
∑
i
∑
j
p(w(i), w(j))·E [w(i), w(j)] (3.14)
is minimized, where w(i) represents the i-th codeword of the output alphabet while the
term p(w(i), w(j)) denotes the probability that a transition from statew(i) to statew(j) occurs
on the bus, i.e. at the output of the coder.
The purpose of each coding scheme is to find the optimal ΨC or at least construct a
mapping as efficient as possible at the expense of the highest affordable complexity. The
mapping can imply widening the bus or not. In order to construct such a mapping, the
transition probabilities have to be estimated a priori at design time or a posteriori at run-
time.
3.4 ARCHITECTURAL AND SYSTEM LEVEL 51
Bus
Code
ΨC
vm+n−1
vm+n−2
vm+1
vm
wm
wm−1
w1
w0
Fig. 3.7: Coding for power. Problem formulation
From the perspective of the knowledge about the encoded data, coding schemes can
be divided in two main categories: application-specific schemes that exploit the knowl-
edge about the data and general schemes that are less efficient in some specific cases but
have a larger applicability. Coding schemes can be static or adaptive depending on their
ability to adjust themselves to the statistical characteristics of the transmitted data.
One of the most common and widely applied encodings due to its simplicity and
versatility is the bus invert scheme proposed by Stan and Burleson in [187]. Bus invert
compares based on the previously sent data whether it is more power efficient to send the
data negated or not. As shown in Fig. 3.8 a), it adds for this purpose one extra line which
signalizes the inverting. In the case of uncorrelated uniformly distributed data, bus invert
is optimal among one-bit redundant encoders [187, 189]. Instead of computing the Ham-
ming distance to the previously sent codeword, one can envisage to minimize the transi-
tion activity associated to the coupling capacitances by computing the so-called coupling
distance as shown in [83]. Throughout this thesis we refer with Bus Invert Hamming (BIH)
and Bus Invert Coupling (BIC) to the classic Hamming-distance based bus invert scheme
and the bus invert scheme applied for reducing the coupling activity, respectively.
The coupling activity can be reduced even more by treating odd and even lines dif-
ferently as in proposed in the so-called Odd/Even Bus Invert (OEBI) scheme [206]. Odd
and even lines are inverted separately. Hence, significant reductions in dynamic power
consumption are obtained by comparing the coupling activity for the four possible cases:
not inverting any line, inverting only the odd lines, inverting only the even lines, and in-
verting all lines. Obviously, OEBI requires two signalization bits and its implementation
is more complex than that of the one-bit redundant bus invert schemes as illustrated in
Fig. 3.8 b). However, the versatility of OEBI is much higher due to those extra bits.
As previously mentioned, BIH is optimal for uncorrelated uniform data. However, in
the case of buses with lines exhibiting a low activity due to high correlation as well as
a high activity as a result of poor correlation, BIH is not a good choice. In order to cope
with this problem, Shin et al. developed in [171] the so-called Partial Bus Invert (PBI) code.
Basically, BIH is applied only to a selected set of poorly correlated bits by using a precom-
puted mask. The mask can be computed also at run-time if the data statistics are unknown
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at design time and subject to changes during operation [87, 88, 89, 90]. Other interesting
and more general schemes are the Limited-Weight Codes (LWC) [185, 186, 188, 189, 190],
modified bus invert schemes [63, 126], or (adaptive) dictionary-based schemes [85, 104].
The first adaptive encoder has been introduced by Benini et al. in [15]. The main
feature of the code is that it does not possess a fixed mapping function, but calculates
on-the-fly the most suitable one based on the extracted data statistics. For the selected
data sets, the adaptive scheme reduces the activity about 10% while bus invert achieves
an improvement of only around 2.5%.
The efficiency of the so-called Frequent Value Encoding proposed in [202] relies on the
requirement that a large amount (58% to 68%) of the data that can be transmitted via a
bus has a large probability of appearance. Those symbols are encoded one-hot, that is the
weight of the resulting codewords is equal one.
Sotiriadis proposed Transition Pattern Coding (TPC) in [177, 178] in order to reduce
coupling activity in closely spaced buses. TPC introduces redundancy and increases thus
the number of possible codewords at the encoder output and selects a power-efficient
mapping based on a heuristic. However, the extreme complexity of the heuristic reduces
significantly the applicability of the method.
In application-specific encoding schemes, essential characteristics of the word-level
and bit-level activity are exploited in order to reduce power consumption. A very im-
portant class of applications which has been widely considered for reducing power are
address buses. The most important schemes are Gray-coding [132], Asymptotic Zero-
Transition Activity (T0-Code) [13], T0-BI, Dual-T0, Dual-T0-BI [14], Beach Solution [12],
Working Zone Encoding [122], Self-Organizing Lists [108], Selective Line Alignment [107],
Extended Transition Activity Measure (ETAM++) [95]. Moreover, power consumption of
dedicated processors can be efficiently decreased through instruction set encoding [11].
Ramprasad et al. introduced in [143] a coding framework for low-power address and
data buses. In the framework represented also in Fig. 3.9, a data source (characterized in
a probabilistic manner) is first passed through a decorrelating function f1. Afterwards,
a variant of entropy coding function f2 is employed, which reduces the line transition
activity. The framework can be employed to construct and analyze encoding schemes
by implementing different functionalities for f1 and f2. The function F is a predictor
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of the current input values based on past values. For instance, in address buses F is
just the incrementing function as addresses tend to be highly correlated. Implementation
possibilities for f1 are XOR, difference-based mapping (dbm), or value-based mapping
(vbm), while invert (inv), probability-based mapping (pbm), vbm, or dbm are possible
choices for f2. The main drawback of the framework is its limited applicability since it
has been tailored for reducing the line transition activity and not the coupling one.
Due to their usually large data buses and their wide spread, DSP architectures repre-
sent a very interesting application domain for constructing efficient low-power bus codes.
However, there is still a lack of DSP-specific codes as the only important contributions
are transition signaling combined with bus invert (BITS), half-identity half-reverse and
transition signaling (hihrTS) [172]. Coding for reduction of power consumption in LCD
displays and high-speed video interfaces can be regarded to be loosely related to DSP
applications, as the image data exhibit an important correlation [18, 27, 129, 161, 162].
Furthermore, several methods, mainly modifications of bus invert or odd/even bus
invert, have been proposed for reducing bus delay, improve throughput, and decrease
crosstalk-induced noise [60, 81, 92, 158, 181, 193, 196]. Rao et al. proposed in [147] a bus
encoding algorithm and circuit scheme for on-chip buses that simultaneously decreases
capacitive crosstalk and leakage-induced power consumption. Inductive noise can be
reduced by the so-called bus stuttering method, that inserts dummy states in order to
avoid worst-case noise generating states [91].
3.5 Summary
This chapter consisted of a general overview on the state-of-the-art in interconnect op-
timization. The survey covered optimization techniques at several levels: technological,
layout and routing, circuit, and architectural and system level. At the technological level,
two fundamental mainstreams exist. On the one hand, manufacturing and device en-
gineers try to improve existing technologies by incorporating new design methods and
materials. On the other hand, unconventional and radical interconnect solutions like op-
tical interconnects, carbon nanotubes, cooled superconductors, RF/microwave on-chip
communication, or molecular interconnects are under investigation.
At the layout and routing level, the most commonly used techniques are increased
metal separation (wire spacing), shielding, wire sizing, wire splitting, and interconnect
routing. The first two techniques behave differently depending on the type of crosstalk,
i.e. inductive or capacitive. The so-called 45◦ routing technique is more efficient in terms
of required routing resources, however it is much more prone to inductive crosstalk ef-
fects. Wire sizing, shaping, and especially splitting can be efficiently used in inductive
interconnects.
In order to reduce transmission line effects, line terminations or matching is a set of
techniques that have been extensively used in PCB design. The main idea is to add resis-
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tive and/or capacitive or diode-based line terminations such that reflections are canceled.
Further, buffer insertion is probably still the most popular and widely used delay opti-
mization technique. Buffers can be inserted in RC lines as well as in RLC lines to reduce
interconnect delay. In order to improve delay and power in interconnects, advanced sig-
naling techniques can be used. For instance, a reduced line swing can be employed as
power consumption depends quadratically on the voltage step.
Since the scope of this thesis is high-level interconnect optimization, the focus of this
chapter has been laid more on architectural and system-level techniques. Because inter-
connect tends to become the main factor – or at least one of the most significant ones –
in overall system performance and power consumption, interconnect optimization has to
be addressed at high levels of abstraction. In this context, an interconnect-centric design
flow is reviewed. Moreover, several promising architectural paradigms like multi-cycle
communication, global asynchronous locally synchronous (GALS) communication, and
communication-centric platform-based design (NoCs) are briefly discussed. Finally, a
multitude of signal encoding schemes that aim at reducing crosstalk, signal delay, and/or
power consumption (especially for decreasing the self activity) are outlined. The primary
attention is given to bus invert (BI) and odd/even bus invert (OEBI), as these two schemes
represent the fundament for the signal encoding techniques developed in this thesis.
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The performance of digital systems is determined by the delay of signals through com-
binational logic between clocked registers or memory elements. The delay of those paths
is decided by both logic gates and increasingly by interconnects that become the domi-
nant factor due to VDSM effects. A multitude of delay estimation methods of different
complexity have been proposed based for instance on moment calculation or worst case
alignment. However, as mentioned in [30], in interconnect synthesis and optimization it
is extremely important to keep in mind system-level design goals. Therefore, the right
balance between accuracy and efficiency must be kept.
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Generally, the Elmore delay predictor was able to assure that objective as it rapidly
provided for most interconnect structures sufficiently exact estimations. Nonetheless, the
Elmore model can be highly inaccurate in VDSM interconnects. For instance, it cannot
handle resistive shielding, slew dependency, or inductive effects. Therefore, higher order
delay metrics are required. Furthermore, when coupling effects are not negligible any-
more, the performance is determined by the worst case. In order to estimate those worst
cases, the existing delay models have to be enhanced or replaced by new ones. On the
contrary, power consumption is not defined by worst cases, but by the weighted average
of the effect of all possible patterns.
If all patterns are allowed and if the system level objective is to estimate the largest
existing delay, one can employ worst case models. However, if the goal is to improve
performance by coding, i.e. eliminating a sufficient set of worst cases, new models able to
predict the delay for all or at a least a significant amount of input patterns are required.
Therefore, the objective of this chapter is to construct a pattern-dependent delay model in
buses exhibiting capacitive and inductive coupling and to extract out of accurate power
macromodels that take into account also coupling effects the core information necessary
for high-level optimization of performance and power consumption based on signal en-
coding.
This chapter is organized as follows. First, several delay models are briefly discussed
like Elmore, moments-based, and worst case. Afterwards, the core of this chapter is rep-
resented by the construction of a pattern-dependent delay model in capacitively and in-
ductively coupled buses. Lastly, the employed macromodel for power consumption is
presented.
4.1 Delay Models
Once a gate and interconnect delay issue is translated into a linear RC problem, several
delay estimation methods can be applied. Due to its intrinsic simplicity, the Elmore delay
model introduced in [42] has been the most widely used. However, the Elmore delay
model is inaccurate in VDSM interconnects, as it cannot cope with several important ef-
fects like resistive shielding, slew dependency, or inductive effects [26]. The limitations of
the Elmore model can be overcome by employing higher order delay metrics. Moreover,
when capactive coupling appears, the worst-case delay can also be estimated [164].
4.1.1 Elmore Delay
As technology shrinks and on-chip metal wires tend to have a significant resistance, the
equipotential assumption of the lumped-capacitor model does not hold. Therefore, a
more adequate RC model had to be introduced. The Elmore delay has been initially
developed for estimating the delay of wideband amplifiers [42], but Rubinstein et al. ob-
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Fig. 4.1: Tree-structured RC network and RC chain (after [141])
served later its usefulness in estimating delay of RC trees [154]. Further, lumped RC
model are suitable only if the distributed nature of lines can be disregarded. Otherwise,
networkRC models approximating the distributed behavior of interconnects are required
as illustrated in Fig. 4.1 for an RC tree and an RC ladder or chain. However, solving an-
alytically large networks for delay is not a trivial task and Spice simulations are also very
complex and time-consuming. Therefore, simple delay estimators like the Elmore one are
necessary.
In the abovementioned topologies there exists a unique resistive path between a source
node s and any node i of the network [141]. For instance, the path resistance between
source node s and node i is defined as Rii = R1+R3+Ri. By defining the so-called shared
path resistance between nodes i and j Rij , i.e. the resistance shared among the path from
s to i and the one from s to j, the Elmore delay, τDi, for a node i can be calculated as:
τDi =
N∑
j=1
CjRij (4.1)
where N represents the total number of network nodes. In the case of ladder network,
the Elmore delay becomes:
τDN =
N∑
j=1
CjRjj. (4.2)
In a symmetric RC ladder network, Ri=Rj=R and Ci=Cj=C, (∀)i, j = 1, N . Thus:
τDN =
N + 1
2N
RC −−−→
N→∞
RC
2
, (4.3)
which represents half of the dominant time constant predicted by the more pessimistic
lumped model. The Elmore delay is defined by the first moment of the impulse re-
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sponse [164], and the 50% delay in node i, tdi, is thus given by:
tdi = ln 2·τDi ≃ 0.69τDi = 0.69
N∑
j=1
CjRij. (4.4)
As shown also in Chap. 7, the main advantage of the Elmore delay comes from the
fact that it is recursively decomposable and therefore, it can be easily employed in a set of
effective algorithms. Therefore, by enhancing the Elmore delay with look-up table esti-
mators, industrial design engineers partly managed to stick to Elmore-based interconnect
synthesis tools [30].
In order to cope with the increasing interconnect self-inductance, Ismail and Friedman
developed in [70, 71] closed form solutions for delay, rise time, overshoots and settling
times inRLC trees. The delay estimator has the same accuracy as the Elmore delay forRC
trees, and more importantly, it preserves the computational simplicity and the recursive
properties. It is shown that the delay in node i of an RLC tree network is:
tdi =
1.39 ξi + 1.047 e
− ξi
0.85
ωni
, (4.5)
where
ξi =
1
2
N∑
j=1
CjRij√
N∑
j=1
CjLij
, (4.6)
ωni =
1√
N∑
j=1
CjLij
. (4.7)
Note that tdi can be also written as:
tdi = 0.69
N∑
j=1
CjRij +
1.047e−
ξi
0.85
ωni
= 0.69τDi +
1.047e−
ξi
0.85
ωni
(4.8)
which shows that in the case of a low self-inductance (small values of ξi and ωni), the
delay estimator is that of the RC case.
4.1.2 Moments-based Delay Metrics
The Elmore delay metric is actually the simplest and most effective first order expression
of the broader idea of model order reduction in which a higher order system is approxi-
mated by an equivalent lower order model that is able to capture the essential character-
istics of the original system [164]. In [139], Pillage and Rohrer introduced the so-called
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Asymptotic Waveform Evaluation (AWE), a methodology that provides the possibility to
perform such an order reduction based on the moments of the transfer function of the
system. The fundamental idea of the AWE is to calculate the circuit moments and em-
ploy a moment matching method to compute Pade´ approximations of the circuit transfer
function.
In the case of a single-input single-output linear system with transfer function h(t),
the k-th moment mk is defined as:
mk =
(−1)k
k!
·
∞∫
0
tkh(t)dt. (4.9)
It can be easily shown (see [139,164]) that by approximating the Laplace transform of h(t),
H(s), with a MacLaurin series expansion, the following expression is obtained:
H(s) =
∞∑
k=0
mks
k. (4.10)
Once the moments of the transfer function are computed, the Pade´ approximation can be
applied for moment matching. The accuracy of the transfer function approximation and
implicitly that of the delay estimator depends on the number of employed moments.
Based on the first three or only first two moments, several empirical metrics for the
50% delay in RC networks have been determined [139]:
td = τD ·m22 ·
m3b1 − b2 + b3
m3
m3a1 − a2 + a3
m3
(4.11)
td =
1
2
·
(
−m1 +
√
4m2 − 3m21
)
·ln
(
1− m1√
4m2 − 3m21
)
(4.12)
td =
√
2m2 −m21 ·ln 2 = 0.69τD ·
√
2m2
τ 2D
− 1 (4.13)
td =
m21√
m2
·ln 2 = 0.69τD · τD√
m2
(the so-called D2M metric) (4.14)
where the coefficients ai and bi are calculated via least squares approximations using two-
pole approximations, and mk is the normalized moment of order k, i.e. scaled by the
Elmore delay (−m1):
mk = (−1)k ·mk
m1
. (4.15)
Furthermore, several methods employ the probabilistic interpretation of moments to
construct a delay metric among which the most commonly known are: the h-gamma
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metric that is based on splitting the Laplace transform of the step response in a forced
response and a homogeneous one, the PRIMO (Probability Interpretation of Moments for
Delay Calculation) metric in which the impulse response is fitted to the gamma distri-
bution, and the WED (Weibull-based Delay) metric that utilizes a Weibull distribution
instead of the gamma distribution [164].
4.2 Pattern-Dependent Delay Modeling
The maximum operating frequency is determined by the longest path a signal has to
travel between sending and receiving units. When the delay of a line does not depend on
the transition occurring in other lines, the problem of finding the longest path through an
interconnect structure can be reduced to calculating one of the aforementioned metrics or
using a simple table-based approach. However, in coupled interconnects, the togglings
on the neighboring line (aggressors) significantly affect the delay on the analyzed lines
(victims). Therefore, the problem of determining the worst case delay is equivalent to
finding the input assignment or pattern that produces that worst case delay.
The abovementioned delay metrics for RC networks cannot be applied in coupled RC
networks or underdamped RLC networks. For non-coupled underdamped RLC inter-
connects, it has been shown that central moments can be used to analyze the resulting
waveform and predict phase delay.
In the case of capacitive coupling, crosstalk can be easily modeled by replacing the
coupling capacitor with a so-called Miller capacitance [164]. The advantage of the simple
Miller capacitance is that the coupled interconnect is translated into a set of uncoupled
systems, each of those being solved employing the same methods previously described.
Nevertheless, the exact value of an equivalent Miller capacitor depends on the moment
and direction of the toggling in the aggressors. So, the aggressor alignment is decisive in
finding the worst case delay scenario [16, 164].
4.2.1 A Linear Delay Model for Capacitively Coupled Buses
In a realistic chip situation that comprises an impeding amount of aggressor-victim sce-
narios, it is of utmost importance to drastically reduce the cases that have to be taken
into consideration to an acceptable number. Such a simplification can be conducted espe-
cially because the influence of each aggressor is of a different type and magnitude due to
numerous factors.
As an effect of technology scaling, the coupling capacitance between neighboring
wires increased with each technology node and is currently dominating the overall line
capacitance. Nevertheless, the second-order coupling capacitances are almost perfectly
shielded by the first-order ones. Thus, the capacitive coupling of one bus line with the
two neighbors determines the dynamic power consumption and the time required for
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a transition to complete in that bus line. The transition time is determined by the rel-
ative transitions of the lines. For example, a victim toggling from low to high has to
charge twice the coupling capacitance to a neighbor switching from high to low because
of the Miller effect. On the contrary, when the neighbor switches in the same direction,
the coupling capacitance does not have to be charged. This way, the delay function of
capacitively coupled lines can be easily constructed as shown in detail in [175, 180].
In the sequel, we denote the transition in line i in an n-bit wide bus as ∆bi = b
+
i −
b−i , where b
−
i and b
+
i represent the initial and final value on line i, respectively. We also
define the transition vector, ∆b = [b1, b2, · · · , bn]t. Basically, each line is characterized by
the effect on the delay produced by four possible switching scenarios in each aggressor,
namely (b−i , b
+
i ) = {(0, 0), (0, 1), (1, 0), (1, 1)}. Generally speaking, the set of line delays is
a function of the transition vector.
In capacitively-coupled interconnects, when inductances can be safely ignored, the
delay in line k, δk, of a symmetric bus is given in [175] as:
δk = τ0
[
(1 + 2κ)∆b2k − κ∆bk(∆bk−1 +∆bk+1)
]
, (4.16)
where τ0 is the delay of the crosstalk-free line and κ =
Cc
Cs
is the ratio of the coupling
capacitance Cc and the ground capacitance Cs, the so-called bus aspect factor
1. In a bus,
due to the shielding effect of the first-order neighbors on the higher-order ones in terms
of coupling capacitance, the effect of the aggressors of an order higher than two can be
neglected without any accuracy loss. Note that for convenience the term ∆b2k is used
instead of |∆bk|.
4.2.2 An Extended Linear Delay Model
In order to address timing issues at higher levels of abstraction, accurate models capa-
ble to predict pattern dependent signal delay are required. This analysis is mandatory if
delay-aware coding is to be employed in high-speed VDSM buses. Current techniques
restricted only to non-inductively coupled interconnects because of a lack of proper com-
pact models [175, 181]. Some efforts have been put in identifying worst-case switching
patterns in inductively coupled lines [192]. However, they cannot predict the delay for a
given input switching pattern. Further, the delay coding limits and delay improvement
methods developed in [175] for capacitive coupling do not hold in the more general case
of inductively-coupled lines and have to be revised.
The goal is to develop a high-level model which predicts the delay in dedicated point-
to-point interconnects for all switching patterns. The technique has to take into account
the pattern-dependent behavior of the delay as well as the effect of process variations on
delay. The developed delay model includes inductive coupling effects and is basically
a generalization of the one proposed in [175] for buses with inter-wire capacitance and
negligible inductive effects.
1Cg and Cs are used interchangeably to denote the ground (self) capacitance
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In the sequel, a 5-bit wide bus structure is considered as an example. Width, w, thick-
ness, t, and pitch p are chosen as 1 µm, 1 µm, and 3 µm, respectively. The distance to the
lower and upper metal layer is considered to be 1 µm. To obtain accurate interconnect
parameter values, the wires were split into segments of less than 100 µm length. The
number of segments, s, has been increased along with the wire length to maintain suf-
ficient accuracy. Both isolated and non-isolated buses are considered. The bus margins
are considered to be ground wires that have the same geometry as the signal lines. For
calculating the intrinsic delay of the wire, the methodology described in Chap. 2 has been
employed. For the selected simulation sets, we have noticed that we can use an equiv-
alent series impedance of 75 Ω and only to slightly change the trapezoidal input pulse
for a good approximation of the line input signal. Further, the far-end buffers have been
modeled with equivalent capacitances (50 fF).
Eq. (4.16) can be rewritten in a more general fashion:
δk = αk∆b
2
k + (αk−1∆bk−1 + αk+1∆bk+1)∆bk (4.17)
=
k+1∑
i=k−1
αi∆bi ·∆bk, (4.18)
where αk = τ0(1 + 2κ), αk−1 = αk+1 = −τ0κ. It is worth mentioning here, that for non-
inductive interconnects, αk is positive, while αk−1 and αk+1 are negative, and that in the
case of non-symmetric buses we generally have αk−1 6=αk+1.
Inductive coupling is a long-range effect in contrast to the short-range capacitive cou-
pling. Therefore, the effect of the aggressors of order higher than two cannot be discarded
for an accurate analysis. The abovementioned linear pattern-dependent delay model can
be extended in order to include inductive coupling between neighbors of order higher
than two. It can be seen in the sequel, that the signal delay can be approximated as a
linear combination of the delay produced by the switching patterns on every line.
A simple and efficient approach to approximating the impact of capacitive coupling
is to include its effect into the equivalent capacitance seen by the gate, either by adding a
term to the ground capacitance or by multiplying it with a Miller factor [26,164,175]. The
added term is pattern-dependent as the effectively seen coupling capacitance depends on
the relative togglings on the victim and the aggressors.
Conceptually, the problem can also be formulated by choosing a nominal pattern and
constructing an equivalent pattern-dependent interconnect model instead of computing
equivalent effective capacitances, inductances, or resistances. For this purpose, a nominal
pattern is selected for each line, for instance the one when the victim line toggles from low
to high and all aggressors are quiet. Afterwards, for a different switching pattern, a delay
matching operation is performed. This means actually, that an equivalent interconnect
model with different (pattern-dependent) PUL parameters for each line is constructed,
such that the delay of the equivalent network under the nominal toggling pattern is equal
to the delay of the real interconnect model with the actual switching pattern as input.
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Consider the example with the influence of coupling capacitances on delay as a func-
tion of the switching pattern. As previously mentioned, the additionally seen capacitance
induced by the Miller effect can be added to the ground capacitance. This added extra ca-
pacitance is a linear function of the relative toggling patterns. Therefore, it can be written
in the general case, that the equivalent PUL capacitance of line k, Ck, is a linear function
of the pattern:
Ck(∆b) = Ck0 +
n∑
i=1
∆Ci∆bi = Ck0 +∆Ck(∆b), (4.19)
whereCk0, the PUL capacitance for the nominal pattern, is in general a non-linear function
of many parameters like rise time, load impedance, and technological parameters, while
∆Ci is the extra capacitance due to the coupling to line i.
For simplicity, we can assume that for finding every equivalent PUL parameter, we
have to add a linear term in ∆bi. However, in the case of inductances (as well as for
several other parameters), this assumption introduces higher errors.
Letψj be a PUL parameter or any other parameter one has to compute for delay match-
ing and let m be the number of such parameters. The set of all those parameters are de-
fined as Ψ = {ψ1, ψ2, . . . ψm}. As a result of the abovementioned assumption, we can write
for the delay matching:
ψj(∆b) = ψj0 +
n∑
i=1
∆ψji∆bi = ψj0 +∆ψj(∆b), (4.20)
where ψj0 represents a (non-linear) function of many factors, and ∆ψji denotes the differ-
ence in ψj in line i. In particular, we have Ψ = {R,L,M,C}.
The delay of a line can be expressed for a given bus and driver configuration as a
continuous function of the PUL parameters. By neglecting the non-linear terms in ∆bi of
the Taylor expansion around Ψ0 = {ψj0}j=1,m, we obtain for a low-to-high transition, that
is ∆bk = 1, the following:
δk(∆b) = δk
(
Ψ0 +∆Ψ(∆b)
)
≈ δk(Ψ0) +
m∑
j=1
∂δk
∂ψj
∆ψj(∆b)
≈ δk(Ψ0) +
n∑
i=1
( m∑
j=1
∂δk
∂ψj
∆ψji
)
∆bi. (4.21)
Hence, when the non-linear terms of the Taylor expansion are negligible, the delay in
line k can be expressed as a linear function of the transition patterns in neighboring lines.
This observation allows us to extend the delay model of Sotiriadis [175] for inductively
coupled lines.
When an aggressor line does not toggle, the effect on delay in the victim line is prac-
tically independent of the state. Thus, the contribution of all the patterns (0, 0) and (1, 1)
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can be modeled by a constant term and the only contributors which must be precisely
modeled are the patterns (0, 1) and (1, 0).
The currents generated by switchings with opposite transitions have opposite direc-
tions with opposite transitions. Therefore, the contributions of the patterns (0, 1) and
(1, 0) are of opposite sign though equal as absolute values. The delay predicted in line k
is thus:
δk = αk∆b
2
k +
n∑
i=1,i6=k
αik∆bi ·∆bk (4.22)
=
n∑
i=1
αik∆bi ·∆bk, (4.23)
where αk
def
= αkk represents the delay in line k with quiet aggressors, and αik for i 6= k
denotes the contribution to the delay of the aggressor line i on line k. We call this model
the Extended Linear Delay (ELD) Model and the corresponding αij-s model coefficients or
simply coefficients.
The ELD model can be written in a compact way also for an n-bit wide bus. For this
purpose, we consider the following notations:
δ = [δ1, δ2, . . . δn]
t (4.24)
α = [α1, α2, . . . αn]
t (4.25)
A = [αij]n×n (4.26)
Ai = diag(αi) (4.27)
B = diag(∆bi) (4.28)
It can be easily shown that α = Ati|∆b|. Thus, the two following forms can be used for the
matrix formulation of the ELD model:
δ = B · At ·∆b (4.29)
= α+B · (A− Ai)t ·∆b. (4.30)
Extensive simulations have been carried out in order to assess the accuracy of the ex-
tended linear delay model. Both inductively and capacitively dominated crosstalk scenar-
ios have been covered. The signal delay for a low-to-high transition has been measured
as the delay from the time the near-end first reaches 50% of the final value to the time the
far-end is stable above 50% of the final value.
As an initial approach, we have calculated the model coefficients on a given line, by
performing for a switching on this line SPICE simulations for all possible patterns on the
neighbors. The obtained delays are then used to compute the coefficients by the minimum
square error approach. It is important to notice, that these coefficients can be precalcu-
lated and than used for fast delay estimation.
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Fig. 4.2: Simulated and estimated delays in RC and RLMC buses
In the case of capacitively dominated coupling, a transition in an aggressor in the
opposite direction increases the total capacitance that the victim has to charge, and the
transition is thus slowed down, i.e. αi < 0. On the contrary, due to Faraday’s law of in-
duction, in purely inductively dominated lines, a transition of an aggressor in the same
direction induces a current flowing in the opposite direction to the one in the victim line.
Consequently, the effective current decreases and the delay increases, i.e. αi > 0. In buses
exhibiting both capacitive and inductive coupling the coefficients for the first-order neigh-
bor can be either negative or positive while the second-order coefficients are negative or
very close to zero.
Tab. 4.1: Comparison of ELD and worst case models
ELD WC
εmax εrms εmax εrms
RC 2.06 0.78 50.18 28.96
RLC 2.74 0.97 50.77 29.29
RLMC 5.34 1.45 58.86 28.56
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Fig. 4.3: Variation of worst and best case with rise time for the third line of a 1000 µm bus
Tab. 4.1 shows the maximum absolute error, εmax, and the root mean square error, εrms,
of the proposed model for a highly inductive bus. It is to be noticed that previous work
taking into consideration only the worst case (WC) introduces very high errors. In gen-
eral, with regard to capacitive coupling, neighbors of at least second-order are almost
completely shielded by the intermediate wires. The short-range nature of capacitive cou-
pling explains the better approximation through the linear assumption. The very small
errors appear, for example, because a second-order aggressor may influence very slightly
the victim through the two coupling capacitances which separates it from the victim –
nevertheless, this influence is extremely small. Further, the assumption of linearity intro-
duces slightly higher errors in the case of inductively coupled interconnects. It is however
important to notice, that the chosen case represents a highly inductively coupled line and
the error is still small. In the case of the RLC model, the linearity is only marginally
affected because line inductances increase the effect of capacitive coupling.
As a typical example, Fig. 4.2 shows the simulated and estimated delays for a 1000 µm
long line. The rise time has been set to 100 ps. Both RC and RLMC models are depicted
for the 256 different switching patterns of the neighbors (the experiments are ordered
after increasing values of the RLMC delay). As we can observe, the proposed model fits
very well the experimental results. The error for the RC case is almost negligible. For the
RLMC network, the error is slightly higher but less than 2 %. Moreover, we can observe
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Fig. 4.4: Model coefficients of line 3 for varying rise time for a 500 µm bus
that the worst delay patterns for the RC and RLMC models are completely different and
that the simplified model for RC buses is unable to predict the delays induced by the
switching patterns in RLMC buses. The proposed ELD model is able to predict with
high accuracy that behavior.
The worst and best case delays and switching patterns are almost not changing in RC
and RLC interconnects, as shown in Fig. 4.3. However, this is not the case for RLMC
networks as not only worst and best case delays rapidly change, but also the patterns
which induce those delays vary. Moreover, as the rise time decreases, the coupling coeffi-
cients change from negative values to positive ones. Thus, the model accurately captures
the tendency of the inductive coupling to dominate over the capacitive one with decreas-
ing tr.
In Fig. 4.4, it can be observed that in the case of RLMC-interconnects an oscillation
of the coefficients with varying rise time. For high rise times, the interconnect behaves
capacitively (α < 0 for the aggressors) and as the rise time decreases, the interconnect
behavior becomes dominated by the inductive coupling components, the coefficients of
the neighboring lines becoming thus positive.
Moreover, the delay for all patterns does not increase monotonically with increasing
rise times of the input signals as it was the case in simple RC networks. This effect is
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related with the multiple zeros and poles which appear in complex RLMC systems and
it is modeled with an oscillating variation of the coefficients with tr, as we can see in both
Fig. 4.3 and Fig. 4.4.
Concerning the values of the coefficients for different lines, Fig. 4.5 shows that α11 is
clearly smaller than α22 for both RC and RLMC interconnect models. The reason behind
that is the fact that the first and fifth lines have each only one first-order aggressor (the
margins are quite), and not two as in the case of the other three lines. Thus, considerable
less crosstalk can be seen in the two extreme lines. Furthermore, in the case of the lines
with the same number of neighbors, the coefficients are almost the same. This property
of the model coefficients can be used for improving even more the compactness of the
model.
In order to show how the model coefficients vary with different parameters, a very
large amount of simulations has been performed. Fig. 4.6–Fig. 4.13 show the variations
of α23 and α24 in an RC and an RLMC modeled bus as a function of the rise time, bus
length, and wire pitch. The abovementioned conclusions can be thus understood at a
larger scale.
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Fig. 4.6: α23 as a function of tr and p in an RC-modeled 5-bit wide bus
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Fig. 4.7: α24 as a function of tr and p in an RC-modeled 5-bit wide bus
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Fig. 4.8: α23 as a function of tr and p in an RLMC-modeled 5-bit wide bus
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Fig. 4.9: α24 as a function of tr and p in an RLMC-modeled 5-bit wide bus
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Fig. 4.10: α23 as a function of tr and l in an RC-modeled 5-bit wide bus
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Fig. 4.11: α24 as a function of tr and l in an RC-modeled 5-bit wide bus
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Fig. 4.12: α23 as a function of tr and l in an RLMC-modeled 5-bit wide bus
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Fig. 4.13: α24 as a function of tr and l in an RLMC-modeled 5-bit wide bus
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4.2.3 Impact of Process Variations
As process technologies scale, the variations in several process parameters are continu-
ously increasing and affecting more and more performance and power, as well as other
parameters. For simulations where the effect of process parameter variations is included
via Gaussian distributions, these values have been used as the expected value with a
standard deviation specified as 0.1 µm. As explained later, we assume for the sake of
simplicity that the variations are uncorrelated.
Variations have been classically divided in two categories: inter-die (die-to-die) and
intra-die (within-die) variations. The inter-die variations are usually assumed to have a
Gaussian distribution and when a number of process parameters are considered simul-
taneously it is important to take into account the correlation between these parameters.
When device parameters vary within a single die as a function of their location, we talk
about intra-die variations. Depending on the source of variations, within-die variations
may be spatially correlated or uncorrelated and generally, modeling intra-die variations
results in a huge complexity. Briefly, one can also say that variations are either spatially
uncorrelated or correlated. Depending on their correlation distance, correlated variations
are of inter-die or intra-die nature [183].
In order to model intra-die variations, a huge number of random variables is required.
Some techniques have been developed in order to simplify analysis techniques when
dealing concomitantly with correlated and independent sources of variations. For ex-
ample, the Principal Component Analysis (PCA) is a statistical technique that maps a
given set of correlated random variables to another set of uncorrelated random variables.
The latter are called principal components, they are independent random variables, and
the first few capture the most of the variability [183]. PCA-based techniques are used to
simplify the correlation structure of variations in process parameters across a chip.
For simplicity, we choose to model thus variations as uncorrelated normally distributed
random variables like proposed for inter-die variations in [183]:
φ = φnom +∆φ, (4.31)
where φnom is the nominal value of the process parameter and ∆φ is a zero-mean ran-
dom variable that captures uncorrelated variations. We model variations in the width
and thickness of the interconnect via Gaussian distributions with a standard deviation of
0.1 µm. This variations have an important impact on all PUL parameters. It is to be no-
ticed that the PUL parameters become thus random variables that generally do not follow
a Gaussian distribution.
In order to prove the suitability of the aforementioned technique, we have constructed
a model for the simplified scheme for process variations as previously presented. Nonethe-
less, the approach is not limited just to that scheme. We have generated 1000 uncorrelated
sets of Gaussian distributed values for pitch, width, and thickness. For each of this 1000
sets, we have performed the extraction of the RLMC parameters. Afterwards, we have
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Fig. 4.14: Simulated and estimated delay under process variations
completed for each set SPICE simulations for calculating the delay tables and the corre-
sponding coefficients, i.e. the A matrices.
The goal of this work is to provide the designer with a high-level model which can
be used to abstract completely the physical world. By letting the model coefficients be
random variables, it is possible to model in a compact way the effects of process variations
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on delay. Eq. (4.30) can be thus rewritten in order to include process variations:
δ +∆δ = B · (A+∆A) ·∆b, (4.32)
where ∆δ and ∆A represent the variation in delay and model coefficients respectively. In
our scenario, the random variables are modeled as independent processes. Thus, only the
one-dimensional probability function of each coefficient must be determined.
In Fig. 4.14, it can be noticed that the histogram of the coefficients is very close to
a Gaussian. However, since all the PUL parameters but the resistance are skewed and
non-linear function of the interconnect dimensions, the delay does not follow a Gaussian
distribution. The probability density function (PDF) of a random variable can be accu-
rately estimated by computing the first few moments [139]. Hence, this approach can be
used for a fast yet efficient and accurate PDF estimation method. Thus, considering that
only the first s moments are employed, each αij of the ELD model is replaced by a set of
s moments {µ(αij)k }k=1,s, where µ(αij)k is the k-th moment of the random variable αij . The
moments of the δk-s and their PDF can be easily calculated from the ELD as shown in
Eq. (4.32).
An expansion of the probability function in terms of Hermite polynomials [167] is
very suited for close-to-Gaussian distributions as in the current scenario. By fitting just
the first three moments of the random variable, we get the following approximation for
the distribution fα(x) of an α-coefficient:
fα(x) =
(x3 − 3x)γ3 + 1√
2π
· exp (−x2/2), (4.33)
where γ3 is the skewness of the original α.
Consequently, in order to include the effects of process variations in our scenario, we
have to characterize the model coefficients not only by their mean value, i.e. the first
moment, but also by the second and third moments (standard deviation and skewness,
respectively). In the case when the PDF differs significantly with respect to a Gaussian
distribution, the approximation with Hermite polynomials becomes poor. In this case,
high accuracy can be obtained by using more moments with expansions of the PDF in
terms of other polynomials like Legendre or Laguerre [52].
4.3 Modeling of Power Consumption in Interconnects
Classically, the energy dissipated in on-chip interconnects has been determined only by
the ground capacitance, also known as self or line capacitance. Thus, the energy dissi-
pated by the bus drivers for charging the parasitic interconnect capacitances has been
considered directly proportional to the number of bit transitions in the bus [128, 142].
Nevertheless, as previously mentioned, the coupling capacitance cannot be ignored for
an accurate estimation and modeling of the dynamic power consumption component in
buses because of continuously increasing aspect ratios in VDSM buses.
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In the sequel, a bus power macromodel is constructed that takes into account the inter-
wire capacitance. As discussed in Sec. 2.3, neither self nor mutual inductances affect
the overall dynamic power consumption. Therefore, inductances are neglected for the
purpose of power macromodeling and the resulting interconnect model is depicted in
Fig. 4.15, where j indicates the segment number in a line, cs is the PUL self capacitance,
and cc represents the PUL coupling capacitance, while Cs and Cc represent the total self
and total coupling capacitance, respectively.
4.3.1 Self, Coupling, and Equivalent Transition Activity
Let b+i and b
−
i be the current and previous, respectively, digital value on the i-th line, and
let ∆bi = b
+
i − b−i be the bit level self transition in line i. When b+i = 0, only the NMOS
transistor of the line driver is active and ideally no energy is drawn, and when b+i = 1, all
the current required for loading the capacitors is taken from the supply.
Let vij(t) denote the voltage on the j-th segment in line i, and let S be the total number
of segments required for an accurate interconnect model. Then, the total current through
line i, ici(t), can be calculated as:
ici(t) =
Cs
S
N∑
j=1
∂vi,j
∂t
+
Cc
S
N∑
j=1
(
∂vi,j
∂t
− ∂vi−1,j
∂t
)
+
Cc
S
N∑
j=1
(
∂vi,j
∂t
− ∂vi+1,j
∂t
)
(4.34)
This current is independent of the PUL resistance r but it is a function of the voltage vari-
ation in each section. As shown in [52], by assuming that the lines toggle synchronously
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and with a complete swing of Vdd, Eq. (4.34) can be integrated to find the energy con-
sumption over a period T . Thus,
Ei =
∫ T
0
Vddic(t)dt =
= V 2dd [Cs ∆bi + Ct (2∆bi −∆bi−1 −∆bi+1)] ,
while the mean value is obtained by applying the expectation operator E[·] [52]:
Eˆi = E[Ei] =
V 2dd
2
[Cs ts i + 2Cc tc i] (4.35)
where:
ts i = 2E[ b
+
i ∆bi ] (4.36)
tc i = E[ b
+
i (2∆bi −∆bi+1 −∆bi−1) ] = ts i − E[b+i (∆bi+1 +∆bi−1)] (4.37)
are the so-called bit-level self and coupling transition activity2, respectively. Note that
in [52], ts i and tc i are called temporal and equivalent spatial transition activity, respec-
tively. Let teq i be the equivalent transition activity in line i:
teq i = ts i + 2κtc i. (4.38)
Then, the mean average power consumption can also be written as:
Eˆi =
CsV
2
dd
2
·teq i. (4.39)
The previous equations indicate that the energy consumption related to the ground ca-
pacitance is always positive, and proportional to the number of low-high bit transitions.
Nonetheless, the energy associated with the coupling capacitances can be either positive
or negative, with a maximum value of +4 and a minimum of −2. This means, that in
some scenarios for some lines, some current may be drawn from the voltage source con-
nected through the pull-up network, while in others, the current may be pulled back [206].
Moreover, it can be noticed that ts i is equal to tc i when bi, bi−1, and bi+1 are mutually in-
dependent. Furthermore, tc i becomes zero when the bits are completely correlated.
It is important to notice that a bus can be isolated (with margins) or non-isolated
(without margins) depending on the existence of two ground wires or a Vdd-Ground
pair to the rightmost and leftmost of the bus [175]. If margins are considered, then
b0 = bn+1 = 0 (or 1) which means that ∆b0 = ∆bn+1 = 0. Otherwise, in a non-isolated
bus the leftmost and rightmost bits are duplicated for the above formulas to hold: b0 = b1
and bn+1 = bn.
2Throughout this work, we also refer to ts i and tc i as self activity and coupling activity, respectively
80 CHAPTER 4 ANALYSIS AND MACROMODELING OF DELAY AND POWER CONSUMPTION
Tab. 4.2: Energy consumption in asynchronously toggling coupled lines (after [52])
Simultaneous Slower victim Faster victim
b−1 b
+
1 b
−
2 b
+
2 ct ce b
−
1 b
+
1 b
++
1 b
−
2 b
+
2 b
++
2 ct ce b
−−
1 b
−
1 b
+
1 b
−−
2 b
−
2 b
+
2 ct ce
0 1 0 1 1 0 0 0 1 0 1 1 1 1 0 1 1 0 0 1 1 0
0 1 1 0 1 2 0 0 1 1 0 0 1 1 0 1 1 1 1 0 1 2
1 0 0 1 0 0 1 1 0 0 1 1 0 -1 1 0 0 0 0 1 0 0
1 0 1 0 0 0 1 1 0 1 0 0 0 1 1 0 0 1 1 0 0 0
The total self transition activity, Ts, and the total coupling activity, Tc, are the sum over
all n bus lines of the corresponding bit-level activities:
Ts =
n∑
i=1
ts i, (4.40)
Tc =
n∑
i=1
tc i = Ts −
n∑
i=1
E[b+i (∆bi+1 +∆bi−1)]. (4.41)
Again, the mutual independence of neighboring triplets makes Tc equal to Ts. The aver-
age total energy consumption in a symmetric bus, Eˆt, is then:
Eˆt =
n∑
i=1
Eˆi =
Cs V
2
dd
2
·(Ts + 2κTc) = Cs V
2
dd
2
·Teq, (4.42)
where Teq = Ts + 2κTc represents the total equivalent transition activity.
4.3.2 Effect of Dynamic Delay
The previously considered assumption of simultaneous switching does not necessarily
hold. Tab. 4.2 shows the multiplicative factors associated to the self and the coupling
capacitances when two bus lines toggle simultaneously as well as asynchronously. It can
be observed that a faster victim does not change its energy profile. However, a slower
victim produces a variation in the consumed energy. Consequently, in order to accurately
model the energy consumption when non-simultaneous toggling is possible, the relative
delay between the switchings on neighboring lines must also be modeled.
As discussed in Chap. 3, in order to reduce delay in long interconnects, a common
technique is to insert buffers into the lines. In the case of coupled lines however, if
the buffers are not clocked, crosstalk-induced signal variations yield non-simultaneous
line transitions. Thus, the effect described above, i.e. faster or slower victims, appears in
buffered on-chip buses. The explanation is given by the effective capacitance seen by a
toggling line. With a low-high transition in the victim line and one aggressor toggling in
the opposite direction, the effective capacitance driven by the line driver corresponding
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to that aggressor is much higher and therefore, the victim switches more slowly. This
makes the toggling in the aggressor occur faster than that in the victim and the so-called
dynamic delay effect appears [52]. The exact behavior depends actually on the toggling
of the aggressors of aggressors, i.e. the neighbors of the aggressor lines, the so-called ag-
gressors of aggressors.
The results of simulating a buffered bus structure in metal 3 of a 0.35 µm technology
are given in Fig. 4.16. The aggressors toggle always in the same direction as the victim,
while the toggling pattern of the aggressors of aggressors cover several cases. It can be
observed, that at the fourth buffer a significant time shift appears. Hence, the dynamic
delay implicates a systematic decrease in coupling activity, and thus in power consump-
tion. This effect can be modeled empirically as a subtracted correcting value for tc i and
the approximate expression is given by:
tb = E[ (b
−
i+1b
+
i b
−
i−1 − b+i+1b−i b+i−1)∆bi+1 ∆bi∆bi−1 ] (4.43)
The basic idea of the aforementioned approximation is to rectify the coupling activity for
those cases where all the lines toggle in opposite directions.
Fig. 4.16: Effect of dynamic delay in power consumption (after [52])
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4.3.3 Inter-wire Coupling Activity
Relating the coupling transition activity – which is actually an inter-wire energy measure
– to one single line, namely the driver that feeds that line, represents an elegant approach
as the energy budget of each driver can be written in a simple fashion. Nevertheless, if a
bus is not symmetric, the coupling capacitances of a victim line to the two neighbors are
not necessarily equal anymore and the coupling has to be split and limited only to one
neighbor. Thus, the coupling becomes a measure of the total energy consumption related
to a pair of lines and not to a driver.
The ratio between the coupling capacitance and the self capacitance between two lines
varies rapidly with small changes in the inter-wire spacing. Therefore, the bus aspect
factor κ is defined only for a symmetric bus. The coupling capacitance varies much more
rapidly than the self capacitance. In the following, the ground capacitance is considered
for simplicity constant with spacing3. Thus, the self capacitance in every line is Cs, while
the coupling capacitances between line i and line j, Cc ij , vary as a function of spacing.
Let κij be the bus aspect factor between line i and line j:
κij =
Cc ij
Cs
, (4.44)
where κij =0 if |i − j| 6= 1, and let κi def= κii+1 be the aspect factor between line i and line
i+ 1. Let θc ij be the inter-wire coupling activity between line i and line j:
θc ij = E[(b
+
i − b+j )(∆bi −∆bj)] (4.45)
=
ts i
2
+
ts j
2
− E[b+i ∆bj]− E[b+j ∆bi]. (4.46)
and let θc i
def
= θc ii+1 be the inter-wire coupling between line i and line i+1. It can be easily
verified that:
Tc =
n∑
i=1
tc i =
n∑
i=0
θc i, (4.47)
where θ0 and θ1 are computed in function of the bus margins. Thus, the weighted total
coupling activity, TWc, can be defined as:
TWc =
n∑
i=0
Cc ii+1
Cs
·θc i =
n∑
i=0
κi θc i. (4.48)
In order to correctly determine the total equivalent coupling activity, TWc must replace the
factor κTc in Eq. (4.42):
Eˆt =
CsV
2
dd
2
· (Ts + 2TWc) . (4.49)
Furthermore, even a theoretically symmetrical bus cannot be treated as such in the case
of significant process variations.
3In reality, spacing influences the partitioning of the fringing capacitance between the total self and the
coupling capacitances
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4.4 Summary
In order to address timing issues at higher levels of abstraction, accurate models capable
to predict pattern-dependent signal delay are required. This analysis is mandatory if
delay-aware coding is to be employed. Previous techniques in that direction, such as [175,
181], are restricted only to non-inductively coupled interconnects because of a lack of
proper models. Some efforts have been done to identify worst case switching patterns
in inductively coupled lines [192]. However, those methods cannot predict the delay for
a given input switching pattern. Further, the delay coding limits and delay elimination
methods developed in [175] for capacitive coupling do not hold in the more general case
of inductively-coupled lines.
In this chapter, an extended linear model for high-level signal delay estimation in both
inductively and capacitively coupled on-chip buses has been constructed. The developed
model approximates the signal delay as a linear combination of the contributions induced
by each aggressor line for the complete set of switching patterns and not only for capac-
itively coupled buses or the worst case patterns. Root mean square errors less than 2 %
have been reported. Therefore, the ELD model is suitable for fast yet efficient high-level
analysis of bus encoding schemes focused on delay minimization in capacitively and in-
ductively coupled lines.
The model has been extended to include the effects of process variations. For a sim-
plified scheme, it has been proved that by considering the coefficients of the model as
random variables and employing their first few moments, an accurate description of the
delay variation can be obtained. The accuracy of the model has been assessed by means
of extensive (more than 700.000) experiments employing state-of-the-art 3D capacitance
and inductance extraction tools and SPICE simulations.
Furthermore, a power macromodel has been constructed that takes into account not
only self capacitances but also inter-wire coupling capacitances. The essence of the macro-
model is that in order to approximate and reduce the dynamic power consumption, the
so-called self and coupling transition activities have to be estimated and decreased, re-
spectively, at higher levels of abstraction. Moreover, it has been shown how to incorporate
also the effects of dynamic delay. Finally, the notion of total coupling transition activity
has been generalized to the so-called weighted total transition activity to encompass also
the cases of non-symmetrical buses and process variations.
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As mentioned Chap. 3, in order to efficiently reduce power consumption in a bus
by decreasing the associated transition activity, one has to employ simple codes, which
in their turn should be all but power-hungry. Such low-power coding schemes have
to be developed from an application-specific point of view rather than from a general
perspective. In this work, the focus lies on DSP architectures due to their wide span of
application domains. As shown below, both self and coupling transition activities in DSP
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signals exhibit several properties of interest which can be exploited for developing simple
yet efficient codes.
The main objective of this chapter is to construct simple yet effective low-power codes
that reduce the self and coupling transition activities in both dedicated and shared inter-
connect structures of DSP architectures. The central idea is that by rigorously analyzing
the bit-level and total transition activity, we can easily categorize the bits of a DSP bus in
two regions with different statistical properties. Simply put, the most significant bits are
strongly correlated while the least significant ones tend to be uncorrelated and uniformly
distributed. Thus, at least two different coding sub-schemes have to be applied for appro-
priately tackling the problem of transition activity reduction. One the one hand, simple
non-redundant codes can exploit and preserve the high correlation in the MSBs and on
the other hand, bus-invert schemes are best-suited for uncorrelated uniformly distributed
data. The proposed codes for dedicated buses can be easily extended to shared architec-
tures by adding only one redundancy line.
This chapter is organized as follows: Sec. 5.1 analyzes the transition activity in DSP
buses and gives a brief overview of existing models for self and coupling activity. In
Sec. 5.2, the effectiveness of Bus Invert and Odd/Even Bus Invert is analyzed. Sec. 5.3
illustrates the way non-redundant codes manage to exploit the high correlation typi-
cal for DSP signals. Afterwards, low-complexity codes based on partial bus invert and
odd/even bus invert are constructed and analyzed in Sec. 5.4. Those encoding schemes
are extended to shared buses and data with time-varying characteristics. Eventually,
Sec. 5.5 gives some theoretical limits regarding coding for power reduction.
5.1 Transition Activity in DSP Signals
The analysis, modeling, and estimation of the bit-level transition activity based on the
word-level statistics and characteristics has been widely studied in the literature. In [94,
93], Landman and Rabaey proposed a piecewise-linear model for the self transition activ-
ity. The main disadvantage is however, the requirement of RTL (Register Transfer Level)
simulations for extracting a set of parameters. Later, Ramprasad, Shanbhag, and Hajj
surmounted that drawback by extending the framework to an analytical one [145, 146].
Nevertheless, the technique provides only a rough approximation of the transition activ-
ity in the most significant bits. Therefore, Bobba, Hajj, and Shanbhag developed in [17] a
more accurate model which is nonetheless restricted to zero-mean Gaussian signals. By
describing the transition activity problem from a mathematically rigorous point of view,
Garcı´a et al. managed to overcome the limitations of the previously mentioned models
and provided an accurate model for both self and coupling transition activity and non-
zero mean signals [52].
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Fig. 5.1: Bit-level self activity: K2, B = 16, varying ρ, σn = 0.12
The efficient estimation and modeling of the transition activity is outside the scope
of this work. However, in order to develop simple yet efficient low-power codes for
DSP signals a thorough understanding of the bit-level transition activities is required.
Therefore, we focus in the following on those models which underline the most important
characteristics required for designing simple yet efficient codes.
5.1.1 The Dual-Bit Type Model
After analyzing the shape of the bit-level self transition activity in common DSP signals
represented in two’s complement (K2), Landman and Rabaey showed that the transi-
tion activity can be approximated by means of a continuous piecewise linear model [93,
94]. Basically, the model consists of three regions defined by two so-called breakpoints,
namely BP0 (or the LSB breakpoint) and BP1 (or the MSB breakpoint). The regions corre-
spond to the behavior of the most significant bits, the intermediate bits, and the least sig-
nificant bits, respectively. The robustness of the abovementioned formulas for uni-modal
distributions has been observed, even though they were derived mainly for Gaussian
signals [94].
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In the following, σ and ρ denote the standard deviation and the correlation of the
analyzed signal, respectively. It is to be noticed, that instead of σ, one can use the so-
called normalized standard deviation defined as:
σn =
σ
2B−1
, (5.1)
where B is the bus width. The normalized standard deviation is a measure of the relative
value of σ with respect to the total signal range and is used in order to envelop signals of
different width under a common frame [52].
Fig. 5.1 shows the simulatively obtained and modeled self transition activity in syn-
thetic DSP signals represented in K2. In order to generate the data, we have employed the
Gaussian ARMA (Auto-Regressive Moving Average) model driven by a white, zero-mean
Gaussian noise introduced in [145, 146]. That Gaussian ARMA model can be regarded as
a linear IIR filter that colors the white Gaussian noise at the input in order to achieve a
certain word-level temporal correlation.
The bits in the LSB region tend to be uncorrelated and uniformly distributed and can
be modeled as such. On the contrary, the bits in the MSB region can be strongly correlated.
Their simultaneous toggling can be captured by another parameter which depends on
the signal characteristics called, namely the self transition activity in the MSB, tm. The
bit-level self activity can be modeled thus as 0.5 in the LSBs and as tm in the MSBs. The
linear DBT (Dual-Bit Type) model can be formulated as:
ti =


1
2
when i ≤ BP0
1
2
+
(i−BP0) (tm − 12)
BP1 −BP0 when BP0 < i < BP1
tm when i ≥ BP1
(5.2)
where ti represents the activity in the i-th bit. The two breakpoints can be empirically
approximated by:
BP0 = log2 σ +∆BP0, (5.3)
∆BP0 = log2
(√
1− ρ2 + |ρ|
8
)
, (5.4)
BP1 = log2 (|µ|+ 3σ), (5.5)
where ∆BP0 represents a correction factor that is added to BP0. For an explanation of the
formulae for the breakpoints, the interested reader is referred to [93, 94].
Landman and Ramprasad developed the DBT model only for self activity, but as
shown in the sequel, the model can be easily extended for coupling activity. Fig. 5.2
shows the simulated and modeled bit-level coupling transition activity for the same set
of synthetic signals as above. We can notice that the shape is similar to the one of the self
activity. However, there are two mentionable differences. First and most significantly, the
coupling activity in the MSBs is zero even for small values of the correlation factor and
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Fig. 5.2: Bit-level coupling activity: K2, B = 16, varying ρ, σn = 0.12
secondly, the breakpoints are slightly different. Thus, an extended version of the DBT
model can be constructed by including correction factors for both breakpoints:
∆BPk = log2
(√
1− ρ2
αk
+
|ρ|
βk
)
, (5.6)
where k=1, 2. The coefficients αk and βk are functions of ρ and σn, which can be derived
empirically in a similar way as indicated in [94]. Moreover, the coupling activity in the
MSBs is zero and must not be simulatively or analytically determined.
5.1.2 Analytical Model for the Transition Activity
Ramprasad et al. reformulated in [145,146] the problem of modeling the transition activity
in terms of bit probability, pi = E[bi], and bit-level temporal correlation, ρi, by employing
a theoretically exact expression:
ti = pi (1− pi) (1− ρi). (5.7)
Similar to Landman and Rabaey, the authors proposed a piecewise linear model for
modeling the bit-level correlation. The bit-level correlation can be analytically approxi-
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mated by means of three parameters, namely the breakpoints (BP0, BP1) and the correla-
tion in the MSB (ρm):
ρi =


0 when i < BP0
i−BP0 + 1
BP1 −BP0 ρm when BP0 ≤ i < BP1 − 1
ρm when i ≥ BPi − 1
(5.8)
The bit-level correlation in the MSB has been approximated by the word-level correlation,
i.e. ρm = ρ. This can induce significant errors especially for buses with a wide MSB region.
However, Bobba, Hajj and Shanbhag derived in [17] a theoretical exact expression for
the transition activity in the MSB in zero-mean Gaussian signals:
tm =
acos(ρ)
π
. (5.9)
When a signal exhibits a non-zero mean value, tm cannot be analytically calculated
with the abovementioned formula. In order to overcome this limitation, an analytical
framework has been developed in [52]. Thus, formulas have been developed for corre-
lated, anticorrelated and poorly correlated signals.
In Fig. 5.1 and Fig. 5.2 it can be observed that for high correlation factors, the piecewise-
linear model looses its accuracy. Therefore, as proposed in [52], it is more attractive to
model directly the total self transition activity and total coupling transition activity. As a
consequence, the following formulas have been obtained:
Ts ≈ B
2
+ dtm log2(3.4 σn)− 0.73 dtm
√
dtm
tm
(5.10)
Tc ≈ 0.5 log2(3.25 σ)− 0.48
dtm√
tm
(5.11)
The parameter dtm represents the difference between the transition activities of the least
and the most significant bits and is referred to as (transition) activity excess [52]:
dtm
def
= 0.5− tm = asin(ρ)
π
. (5.12)
The abovementioned analytical models allow to estimate the shape of the self and
coupling transition activities at high levels of abstraction in DSP signals. Thus, when
disposing of this information a priori to the explicit system design and implementation,
one can easily choose for each bit region the most appropriate encoding scheme. Further-
more, when the data characteristics are unknown at design time, the regions have to be
accurately estimated for an adequate coding solution.
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5.2 Analysis of Bus Invert Coding Schemes
As previously showed, the bit-level coupling activity in the MSBs is zero and thus, in
order to reduce the total coupling activity only the bit-level coupling activity in the LSBs
must be minimized. However, for an efficient optimization of the total self activity, the bit-
level activity in the MSB region also has to be scaled down depending on the value of tm.
It is nonetheless important to mention here, that a low-power code which is effective for
reducing the total self activity in the MSBs may considerably increase the corresponding
total coupling activity. Thus, we can state that the coding for the MSB and LSB regions
has to be performed generally in a disjunctive manner.
Furthermore, it is of utmost importance to develop encoding schemes with as few as
possible redundancy bits. Otherwise, the power consumption associated to the coupling
activity may increase dramatically as a higher number of bus lines must be spaced more
closely. In addition, due to the fact that bus invert is the most efficient 1-bit redundant
code for uncorrelated uniformly distributed data [187,189], bus invert based schemes are
very attractive to be employed for reducing the transition activity in the LSBs.
In the following, we analyze the effects of the bus invert (BI) scheme [187] and the 2-bit
redundant odd/even bus invert (OEBI) code developed in [206]. As the main central idea
is to reduce the activity in the LSB region, we focus on uncorrelated uniformly distributed
data.
5.2.1 Self Transition Activity
Lin and Tsai performed in [99] a theoretical analysis of the Hamming-distance based bus
invert applied on uncorrelated uniformly distributed data. The obtained formulas have
been afterwards used to analyze the impact of partitioning a bus into smaller sub-buses
and to show the viability of BIH as a function of the bus width. The mean self transition
activity per bit can be expressed thus as a function of the bus width n:
Ts(n) =


1
2
− 1
2n+1
·
(
n
n
2
)
, for even bus width
1
2
− 1
2n
· n
n+ 1
·
(
n− 1
n−1
2
)
, for odd bus width
(5.13)
where n + 1 is the bus width including the bus invert, and
(
n
k
)
represents the number of
combinations of n things taken k at a time. Due to the fact that:
n
(
n− 1
k − 1
)
= k
(
n
k
)
, (5.14)
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Fig. 5.3: Effects of Bus Invert schemes on total self activity per bit
Eq. (5.13) can be simplified as follows:
Ts(n) =
1
2
− 1
2n+1
·
(
n
⌊n+1
2
⌋
)
, (5.15)
where ⌊·⌋ represents the floor function. Similar equations have been derived for coupling
reduction analysis in [98].
Fig. 5.3 illustrates the mean self activity for uncoded data and for data coded with BIH,
BIC and OEBI. The activity has been determined simulatively on one million uncorrelated
and uniformly distributed samples for each bus width. First, we can observe that for BIH,
the mean self activity differs for even and odd bus widths and that the effectiveness of
BIH decreases with increasing bus width, as predicted by the aforementioned formulas.
Because the problem of reducing the self activity and that of decreasing coupling ac-
tivity have a certain degree of correlation, we can notice that BIC also manages to reduce
the self activity, nonetheless at a lower rate. Due mainly to its 2-bit redundancy, OEBI
performs poorly especially for low values of the bus width.
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5.2.2 Coupling Transition Activity
In general, inverting an entire bus in order to reduce the Hamming distance also implies a
decrease in the coupling activity. As seen in Fig. 5.4, BIH has a similar effect on the mean
coupling activity as on the mean self activity. Additionally, BIC reduces Tc as expected by
a higher amount than BIH.
The most effective scheme for optimizing the coupling activity is OEBI which clearly
outperforms BIC and BIH for any bus width higher than three. Furthermore, it also im-
portant to notice that the mean coupling activity even when applying OEBI for wide
buses is lower than the resulting coupling activity when applied on narrow buses. Thus,
in order to efficiently reduce the total coupling activity in wide buses, it is more appropri-
ate to apply OEBI for the entire bus than applying BIC or BIH on a partitioned (clustered)
bus. The extra degree of freedom introduced by the additional redundant bit increases
the versatility of OEBI in comparison with BIC or clustered BIC. The main advantage of
OEBI is that it treats the bus lines in an interleaved manner. Additionally, as noticed in
the previous subsection for wider buses, OEBI reduces the gap with respect to BIC and
BIH in terms of self activity.
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It can be thus concluded, that in tightly coupled buses in which the coupling capaci-
tances outweigh the self capacitance, it is of higher interest to employ OEBI or BIC instead
of BIH. Generally, OEBI outperforms BIC, especially for higher values of the bus width.
5.3 Exploiting Temporal and Spatial Bit Correlation inDSP
Buses
In Sec. 5.1, we have seen that in the most significant bits of common DSP signals, the
bit-level self transition activity is not necessarily zero like in the case of the coupling tran-
sition activity. Therefore, in this section, we introduce and study several non-redundant
codes aiming for reducing the self activity in the MSBs and the coupling activity in the in-
termediate bits. Moreover, we show how the classic bus invert schemes can be improved
by combining them with non-redundant codes.
5.3.1 Transition Activity in Non-redundant Codes
As in Sec. 5.1, it is assumed that data is represented in 2’s complement (K2). In addition,
the following non-redundant codes are considered:
K1 In this code, each bit is XOR-ed with the MSB, i.e. b
′
i = bi⊕ bn. This code reduces the
self transition activity in the higher bits for small σ-s. This encoding is similar to a
single-zero sign-magnitude representation. The decoder is identical to the encoder.
K0 In this case, the transmitted bit is computed as the XOR of two neighboring bits,
i.e. b
′
i = bi ⊕ bi+1. The MSB is left unchanged. This code profits better from the
spatial correlation between neighboring bits, though the decoding is slower as it
requires a cascade of XOR gates. It is to be noticed that this code is equivalent to a
Gray mapping.
K3 This encoding scheme is actually exactly the decoder of the K0 code, i.e b
′
i = bi⊕b′i+1.
It exploits the spatial correlation between the neighboring bits when one of these is
already encoded.
KP This scheme is actually a permutation and has been used only in conjunction with
the other mentioned codes. This permutation has been proposed in [101] for address
buses in conjunction with NK3 (the so-called G-Code).
Additionally, we also consider the following two non-redundant encoding schemes:
NK0 In this case, the transmitted bit is computed as the NXOR of two neighboring bits,
i.e. b
′
i = bi ⊕ bi+1.
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Fig. 5.5: Non redundant codes K0, K1, K3, and the permutation KP. ⌊·⌋ is the floor operator, bi and
b
′
i represent the input and output bits respectively.
NK3 This encoding scheme is similar to K0 code, however with NXORs replacing XORs,
i.e b
′
i = bi ⊕ b′i+1.
All the aforementioned schemes are based on the fact that in the case of DSP signals,
there is a high spatial correlation between neighboring bits. As shown in the sequel, the
same schemes are able to exploit a high temporal correlation of each bit value, especially
when combined with redundant codes.
Fig. 5.6 and Fig. 5.7 illustrate the effectiveness of the K0 code. The bit-level self activity
in the most significant bits is reduced to zero by making use of the temporal correlation
and the small existing spatial and temporal correlation in the intermediate bits is also
exploited to slightly decrease the corresponding bit-level coupling activity. K3 and NK3
have similar effects as K0 and NK0, while the more simple K1 representation is less effec-
tive.
As mentioned in Sec. 5.3, we can write in the case of a non-redundant code a more
general formula for the total coupling activities:
Tc ≈ 0.5 log2(αcσ)− βc
dtγcm√
tm
, (5.16)
where γc is restricted to a multiple of 0.5 for allowing an efficient determination of the
equation [52]. From the abovementioned formula, we can see that the data characterized
by a higher ρ and a smaller σ exhibit a lower transition activity than poorly correlated and
widely spread data. Also, for a low-power data transmission, one has to employ codes
for which αc has a small value and βc a high one. Moreover, we can write in the case of
K1, K2, and K3, a similar equation for the total self transition activity, i.e.:
Ts ≈ 0.5 log2(αsσ)− βs
dtγsm√
tm
, (5.17)
where γc is again restricted to a multiple of 0.5 for the same computational reasons.
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Fig. 5.6: Bit-level self activity: K0, B = 16, varying ρ, σn = 0.12
For instance, by fitting the experimental results, the following estimations have been
obtained for K0:
Ts ≈ 0.5 log2(2.10 σ)− 0.80 dtm
√
dtm
tm
, (5.18)
Tc ≈ 0.5 log2(1.72 σ)− 1.05
dt2m√
tm
, (5.19)
and for K1:
Ts ≈ 0.5 log2(1.90 σ)− 0.84
dt2m√
tm
, (5.20)
Tc ≈ 0.5 log2(2.15 σ)− 1.15 dt2m
√
dtm
tm
. (5.21)
Basically, the two terms of the equation put in balance the effects of σ and ρ. As
expected, the transition activity augments with increasing σ and decreasing ρ. We can
also observe that K0 is more suitable for reducing the coupling activity than K1. However,
for a set of certain (σ, ρ)-values, K1 is able to achieve a higher reduction in terms of self
activity than K0.
Fig. 5.8 and Fig. 5.9 illustrate the coupling and the self activity for non-redundant
codes. With regard to the coupling activity, it can be seen that K2 is insignificantly better
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Fig. 5.7: Bit-level coupling activity: K0, B = 16, varying ρ, σn = 0.12
than K0 for very small correlations, in this case for ρ < 0.2. For ρ greater than 0.2, K0 gets
more effective with increasing ρ. K3 achieves a smaller coupling activity than K2 only
for very high correlated signals, and K1 does not manage to outperform K2 at any rate.
Nevertheless, in the case of self activity, K1 is far better than K2. Further, K1 is comparable
to K0 and significantly better than K3. For coupling activity reduction though, K1 does
not represent an alternative to be taken into account.
5.3.2 Combining Non-redundant Codes and Bus Invert Schemes
The abovementioned non-redundant codes can be combined with redundant schemes
like the bus invert based ones to obtain 1-bit or 2-bit redundant low-power codes. In the
sequel, we refer for example to the cascading of K0 and OEBI as K0-OEBI.
Furthermore, we propose a 3-bit redundant code based on OEBI that outperforms
OEBI despite the extra redundancy bit. The scheme implements K0-OEBI or K3-OEBI
based on the coupling metric. There is an important advantage related to the codec ar-
chitecture when integrating K0 and K3 in the same scheme. The rationale behind that is
related to the fact that when implementing K0 or K3 on a bidirectional bus actually both
scheme have to be included in the codec as they represent each other’s decoder. There-
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fore, both K0 and K3 can be employed together with virtually no hardware overhead. We
call this code K0-OEBI&K3-OEBI or simply K0K3OEBI. Similarly, OEBI&K0-OEBI and
OEBI&K3-OEBI have been constructed. Clustered versions of K0-OEBI (CK0OEBI) and
K3-OEBI (CK3OEBI) have also been taken into consideration.
In order to perform a thorough analysis of the chosen codes, we first analyze how
the codes perform on a huge set of synthetic data based on their statistical properties.
For this purpose, we have applied the aforementioned codes on a huge number of zero-
mean Gaussian distributed data with varying standard deviation and correlation factor.
Afterwards, with the accumulated knowledge we apply various selected codes on a set
of real DSP data.
At first sight, the XOR-based codes and the NXOR-based ones would seem to be hav-
ing the same impact on transition activity. Though this is true for self transition activity,
in the case of coupling transition activity, there is a difference related to the extreme bits
which can slightly influence some redundant coding schemes. As mentioned before, the
codes and the permutation try to exploit the temporal and spatial correlation and shift
coupling transition that appear between adjacent lines to the extremes of the bus. The
decision where to add the redundancy bits is therefore important as it can significantly
influence – at least in a large amount of cases – the coupling transition activity in the MSB
and/or LSB.
In order to analyze to which extent the codes can be optimized, we have chosen to
perform simulations with all XOR- and NXOR-based codes for redundant schemes. More
significant differences appear when there are at least two bits of redundancy. Therefore,
we concentrate our attention in this matter on the modified OEBI schemes with two re-
dundancy bits.
We have chosen to analyze signals represented in K2 with 8 and 16 bits. The normal-
ized standard deviation has been varied between 0.02 and 0.2, while for the correlation
factor a representative set between 0 and 0.999 has been selected. In the latter case, values
between 0.90 and 0.99 are of high interest as they represent typical correlations in impor-
tant DSP applications like audio data. It is to be noticed that as shown in [94], the case
when the correlation is negative can be reduced to the positive one.
In Fig. 5.10 and Fig. 5.11 some results concerning 1-bit redundant codes are repre-
sented. In that case, BIC is in general the best encoding scheme. K0-BIC is more efficient
only for a high correlation factor, i.e. ρ > 0.85 and K3-BIC shows its efficiency for ρ > 0.96.
Things look different when analyzing the self activity. BIC is even worse than K2 for very
high correlations and K0-BIC, K1-BIH and BIH outperform K2 by approximately 25%. A
very interesting result is that K0-BIC is at any instance as efficient as BIH, but for high
correlation signals where it is around 5% better.
Fig. 5.12, Fig. 5.13, Fig. 5.14, and Fig. 5.15 deal with the modified OEBI codes, i.e.
schemes with two bits of redundancy. Again, the K0-based OEBI schemes outperform all
the others. Another interesting result is that the classical OEBI is in terms of self activity
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reduction rather inefficient for DSP signals. It turns actually out, that OEBI is generating
a slightly higher self activity than the plain K2 representation. In this case K0-based OEBI
schemes outperform OEBI by more than 30%.
Fig. 5.14 and Fig. 5.15 analyze the effectiveness of OEBI schemes from another per-
spective. Here, ρ is held at a constant value and σn is varied. For very small values of
σn, K0-based schemes improve the coupling activity by more than 20%. It can also be ob-
served that OEBI improves and the gap between OEBI and K3-based and K0-based OEBI
schemes shrinks as σn increases. This can be explained through the fact that for higher σ,
there is less spatial correlation for K0 and K3 to take advantage of. Moreover, it is to be
noticed also that for very small values of σn, K3 behaves in a similar manner as K0. This
was expected, as for increasing ρ and decreasing σn K3 converges to K0. In terms of self
transition activity, we can see that for high correlation factors, OEBI generates a higher
activity even than K2, while K0-based OEBI schemes achieve a reduction between 17%
and 40%.
Finally, we have also analyzed the chosen 3-bit redundant codes (see Fig. 5.14 and
Fig. 5.15). By adding one redundant line more than OEBI and by combining K0-OEBI
with K3-OEBI, we can obtain a slightly higher improvement compared to the case of the
previously modified OEBI schemes. Nonetheless, the improvement might be insignifi-
cant or even negative due to the fact that one extra line is required, the bus lines becoming
thus more closely spaced. As previously mentioned, the main advantage of this scheme
is its architectural efficiency in the case of a bidirectional communication bus as K0 is the
decoder of K3 and vice-versa (K0 and K3 are so-called dual codes).
It can be concluded that K0 and K3 significantly reduce the coupling and self transition
activity especially for high correlations when combined with BI schemes or when used
for constructing enhanced BI codes.
In order to determine the efficiency of the analyzed codes when applied in real en-
vironments, we have studied the self and the coupling transition activity for a variety of
DSP signals. The exact transition activities are determined for the following set of signals:
s1 Real part of an FFT output of an IEEE 802.11g OFDM transmitter, using a 64QAM
modulation: 700000 samples, B=9, σn=0.1072, and ρ=0.271.
s2 Imaginary part of an FFT input of an IEEE 802.11g OFDM receiver, using a 64QAM
modulation and a type D channel: 700000 samples, B=9, σn=0.1118, and ρ=-0.001.
s3 Pressure measurement data in a car ignition knock detector: 2300 samples, B=10,
σn=0.1288, and ρ=0.389.
s4 Short piece of classical music (Bach): 1300000 samples, B={8,16}, σn=0.0448, and
ρ=0.984.
s5 Short piece of an old piano interpretation (Mozart): 1000000 samples, B={8,16}, σn=
0.1044, and ρ=0.945.
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s6 Short piece of modern punk rock music (Offspring): 1000000 samples, B={8,16},
σn=0.0804, and ρ=0.975.
s7 Short piece of book reading: 1200000 samples, B={8,16}, σn=0.0641, and ρ=0.949.
s8 Interpretation of a Shakespeare sonnet: 800000 samples, B={8,16}, σn=0.0369, and
ρ=0.961.
The abovementioned signals are a representative set of DSP signals. The normalized
standard deviation varies from 0.0369 to 0.1288 and the correlation factor varies from 0
to almost 0.99. Similarly to the case of synthetic data, the performance of the codes vary
significantly for ρ between 0.9 and 0.99. The reason behind choosing more signals in this
domain was that typical audio signals are characterized by correlation factors within that
interval. Moreover, several audio signals with different σn have been selected. The results
of the performed simulations are synthesized in Tab. 5.1 and Tab. 5.2. Note that instead
of self transition activity, one can calculate the so-called simplified self transition activity,
T ′s = E[b
+
i ∆bi] =
Ts
2
as done for Tab. 5.2.
The analyses performed on synthetic Gaussian distributed data give us an excellent
hint of how the different coding schemes perform on real data. Thus, by using K0 in con-
junction with the BI-based schemes, we obtain the most efficient schemes for transition
activity reduction. K3-based BI codes are better in terms of self and coupling activity than
K0-based ones for signals with a very high temporal correlation and a relatively small σn
which are represented on wider buses. As expected, OEBI-based schemes exploit both
spatial and temporal bit correlation in a more efficient manner than BI-based ones, espe-
cially for wider buses, and reduce both self and coupling transition activity.
Bus invert based codes show shortcomings especially for DSP data with a medium
to small standard deviation and a high to very high temporal correlation. In general,
it can be said that the correlation is a measure of the temporal bit correlation and that
the standard deviation is a measure of the spatial correlation in the most significant bits,
i.e. for a small σ the spatial correlation in the significant bits is high.
Let us first consider ρ fixed and σ variable. For smaller values of σ, the interval of
the random LSBs is reduced and that of the MSBs is increased. The effect is that the total
spatial correlation in the MSBs increases and that the total coupling activity is reduced.
Moreover, as the LSB interval shrinks and more LSB pass to the middle region and some
lines from the middle region to the MSB one, the self activity gets also reduced. Thus, a
decreasing standard deviation reduces both coupling and self activities.
Now, let us consider the case of a varying ρ with σ fixed. An increasing ρ does not
affect BP1 and only BP0 decreases slightly, which means an increase in the the spatial
correlation between MSBs. Thus the transition activities are reduced by a certain amount
especially for narrow buses. Furthermore, when ρ increases, the self transition activity
in the MSBs diminishes which implies a smaller total self transition activity. Basically,
we can say that σ is a measure of both spatial and temporal correlations and that the
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correlation factor ρ is virtually not giving any measure of the spatial correlation in the
case of wider buses.
The classic BI schemes perform poorly for high values of ρ and small values of σ.
However, exactly those ranges of values appear in typical DSP applications. Among non-
redundant schemes, the high potential in terms of transition activity reduction present
in those situations is perfectly exploited by K0-based schemes. K3 tries to make use of
the spatial correlation when spread over the complete width of the bus, and this turns
to be an advantage only for wide buses, small standard deviation and high correlation
factors, i.e. a very strong spatial correlation. Nevertheless, the enhanced OEBI code in
which K3 has been combined with K0 proved to be a very efficient, robust, and flexible
coding scheme for coupling transition activity reduction despite the extra redundancy bit
compared to OEBI.
5.4 Low Complexity Partial Bus Invert Coding
As shown in Sec. 5.1, there is a high temporal and spatial correlation in the most signifi-
cant bits in the case of DSP signals, which implies a low self and coupling activity in those
bits.
5.4.1 Partial BI and OEBI for DSP Signals
An efficient low-power code should not destroy the spatial and temporal correlation in
the highly correlated bits and focus on reducing the activity in those which are lowly cor-
related. Actually, this is rather easy to achieve in the case of DSP signals. Let us consider
the case of partial bus-invert (PBI) which has been proposed to meet the requirement of
application-specified systems and avoid unnecessary inversions in highly correlated bits
(see [171]). Basically, we have just to estimate the regions of the MSBs and that of the
LSBs. Once the regions have been identified, BI can be applied only to the LSBs. In this
way, PBI becomes very simple in the case of DSP signals.
We have implemented PBI for self activity and adapted it for coupling activity. For
instance, PBIH4 means that the classic BI based on the Hamming distance (hence BIH)
has been applied up to the fourth bit. PBIC means that the Hamming distance has been
replaced with a coupling metric in order to reduce coupling activity, and finally, K0PBI
denotes the conjunction of the non-redundant K0 code with a PBI scheme.
One essential contribution of this chapter is the development of the Partial OEBI
(POEBI) scheme for DSP signals. POEBI is constructed in a similar fashion as PBIC. Ba-
sically, the coupling activity is reduced only in the LSBs by applying OEBI. Compared to
PBI, POEBI is more flexible and due to these higher degrees of freedom, we can expect it
to be more efficient.
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In order to analyze the effectiveness of the proposed encoding schemes, we have per-
formed extensive simulations with large sets of synthetic and real data from various DSP
applications. Like explained in [145], signals obtained from sources such as speech, au-
dio, and video can be modeled using ARMA (Auto-Regressive Moving Average) mod-
els. Therefore, we have employed these ARMA models to generate zero-mean Gaussian
distributed data with varying standard deviation and correlation factor. The coupling
and self transition activity for synthetic data represented on eight bits are illustrated in
Fig. 5.18 and Fig. 5.19. We first discuss the behavior of the PBI-based schemes and after-
wards that of the POEBI-based ones.
With regards to Ts, BIH an K0BIH behave best at very small values of ρ and become
less efficient when ρ increases. This can be explained as follows. For ρ = 0, we have
tm = 0.5, which actually means that there is no breakpoint and thus, no temporal correla-
tion to take advantage of. For high ρ-s, K0BIH slightly improves the temporal correlation.
However, the improvement is rather insignificant (less than 2%) because the temporal cor-
relation in the MSBs is poorly exploited. On the contrary, the PBI-based schemes are able
to efficiently exploit the high temporal and spatial correlation for high ρ-s. As expected,
in terms of reducing Ts, the PBIH schemes perform better than the PBIC ones and KOPBI
manage to achieve better results than K2PBI. Similarly, the codes tailored for reducing Ts
behave better than those designed for Ts optimization. Moreover, K0 helps the encoding
schemes to better exploit the spatial and temporal correlation. In the represented case,
K2BIC and K2PBIC4 reduce Tc by around 14% and 19%, respectively. With the proposed
K0PBIC4, we achieve a reduction of more than 27%.
Even more interesting results are obtained when applying OEBI and POEBI. We an-
alyze first the results from the perspective of Ts. It can be observed that OEBI behaves
poorly for DSP signals, especially for high values of ρ. Nevertheless, POEBI schemes
behave better than PBIC. The reason behind that is that in order to reduce the coupling
activity, POEBI inverts fewer bits than PBI, affecting thus less the self activity. Further-
more, K0POEBI4 is basically as efficient as the best BI-based scheme. For ρ greater than
0.96, K0POEBI3 is also very effective. Consequently, we can say that POEBIs significantly
reduce Ts.
Nonetheless, OEBI has been developed for reducing mainly the total coupling activ-
ity, Tc. In Fig. 5.18 and Fig. 5.19, we can see that the POEBI-based schemes dramatically
improve the efficiency of the classic OEBI scheme for any ρ and clearly outperform the
more simple PBIs, although they introduce a supplementary redundancy bit. Let us first
consider the case of highly correlated data, f.i. ρ = 0.95. The classic OEBI reduces Tc
by 19% and K0PBIC4 (the best PBIC) by more than 27%. In contrast, the POEBI-based
schemes achieve improvements of more than 40%, with K0POEBI3 and K0POEBI4 reach-
ing almost 45%. The amelioration is also remarkable for poorly correlated signals. For
example, when ρ = 0.4, K0POEBI4 reduces Tc by more than 35% while OEBI and K0PBIC
achieve reductions of around 23% and 17%, respectively. It is to be noticed that K0 allows
OEBI to exploit more efficiently the spatial correlation in the MSBs.
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Fig. 5.18: Total self transition activity for fixed σ and varying ρ
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Fig. 5.19: Total self transition activity for fixed σ and varying ρ
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Tab. 5.3: Self and coupling transition activities for real DSP data
K2 BIH BIC OEBI PBIH PBIC POEBI
s1 K0PBIH6 PBIC6 K0PBIC5 POEBI5 K0POEBI5
Tc 3.60 3.22 2.91 2.90 3.16 2.89 2.99 2.22 2.34
Ts 4.34 3.50 3.94 4.22 3.20 4.04 3.54 3.88 3.38
s2 K0PBIH4 PBIC6 K0PBIC5 POEBI5 K0POEBI4
Tc 3.61 3.14 2.78 2.86 2.99 2.89 2.83 2.22 2.26
Ts 4.50 3.32 3.88 4.24 3.00 4.20 3.22 4.06 3.06
s3 K0PBIH6 PBIC8 K0PBIC8 POEBI7 K0POEBI3
Tc 4.84 2.86 2.83 1.92 2.17 2.77 1.85 1.24 1.81
Ts 4.42 3.34 3.56 4.86 2.28 3.58 3.70 4.10 3.94
s4 K0PBIH2 PBIC2 K0PBIC2 POEBI2 K0POEBI2
Tc 1.26 1.25 1.15 1.22 0.86 0.97 0.81 0.77 0.68
Ts 1.44 1.16 1.62 1.50 0.80 1.36 0.90 1.22 0.86
s6 K0PBIH2 PBIC4 K0PBIC3 POEBI3 K0POEBI3
Tc 1.71 1.67 1.53 1.57 1.21 1.36 1.18 1.00 0.92
Ts 1.94 1.58 2.04 2.04 1.22 1.80 1.32 1.70 1.26
s8 K0PBIH2 PBIC2 K0PBIC2 POEBI2 K0POEBI2
Tc 1.03 1.03 0.95 0.98 0.71 0.79 0.70 0.65 0.60
Ts 1.26 0.94 1.36 1.32 0.70 1.20 0.78 1.12 0.74
The abovementioned comments can be resumed as follows. The MSBs are spatially
and temporally highly correlated while the LSBs are uncorrelated and uniformly dis-
tributed. The non-redundant K0 code efficiently exploits the spatial correlation existing
in the MSBs of typical DSP signals reducing thus the self activity, especially for smaller
values of ρ. The temporal correlation is preserved and in some cases (depending on σ
and ρ) even slightly reduced. The PBI-based schemes exploit than this temporal corre-
lation by applying BI only on the LSBs. As these bits are uncorrelated and uniformly
distributed, BI behaves in the case of self-activity optimally among 1-bit redundant low-
power codes [187]. Similarly, POEBI is taking advantage of the high temporal and spatial
correlation in the MSBs by not destroying it. Due to the extra bit, these schemes have more
degrees of freedom than the PBIs. In contrast to the PBIs, in the case of the POEBI codes,
the LSBs can be inverted completely or only partially. This offers higher optimization ca-
pabilities. Moreover, as the the lower and upper breakpoints for Ts and Tc are practically
the same, the POEBI schemes are in general as efficient as the PBI codes, especially when
the breakpoints have higher values. In this case, there are more LSBs and the negative
effect of having an extra-bit is decreased.
Tab. 5.3 shows the transition activity for BI and OEBI as well as for the best PBI and
POEBI. The coding scheme for which the optimum has been achieved is also indicated.
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Tab. 5.4: Analysis of total equivalent transition activity for different bus types
Tc Ts T
′
eq = T
′
s + κTc
κ=2.76 κ=2.09 κ=0.65
K2 6.01 3.17 19.78 15.74 7.08
K2 BIH 5.69 2.87 18.60 14.78 6.58
K2 BIC 5.17 3.23 17.51 14.04 6.60
K2 PBIH10 5.16 2.74 16.99 13.53 6.10
K2 PBIC11 4.86 2.87 16.30 13.04 6.03
K2 OEBI 5.05 3.30 17.24 13.86 6.58
K2 POEBI10 3.79 2.75 13.24 10.69 5.22
K0 5.72 2.86 18.65 14.81 6.57
K0 BIH 5.53 2.81 18.09 14.38 6.41
K0 BIC 5.24 3.02 17.49 13.98 6.43
K0 PBIH10 4.86 2.43 15.87 12.61 5.60
K0 PBIC10 4.64 2.58 15.41 12.30 5.60
K0 OEBI 4.94 3.10 16.75 13.44 6.31
K0 POEBI9 3.63 2.47 12.50 10.06 4.83
In the case of typical audio signals, i.e. s4, v2, and v3, we can see that K0POEBI is improv-
ing the self activity by almost the same amount as the best PBIH. For instance, Ts of v3
is reduced with K0PBIH2 and with K0POEBI2 by 44.44% and 41.27%, respectively. Fur-
ther, K0POEBI is more effective in reducing Tc than any other scheme. For example, in
the case of v1, K0POEBI2 reduces Tc by 46.03%, while OEBI and BIC only by 3.17% and
8.73%, respectively. On the contrary, K0PBIC2 significantly reduces Tc by 35.71%. It is
worth mentioning, that while OEBI generally reduces Tc by merely 5%, POEBI manages
to improve the coupling activity by more than 40%.
Things are similar in the case of s1, and s2. There are only two differences mainly
because the correlation in OFDM communication systems is close to zero and thus, the
breakpoints have higher values. On the one hand, there is less temporal correlation in
the MSBs to take advantage and the achieved improvement is slightly smaller than in the
previous cases. On the other hand, POEBI and PBI use more bits for coding. The results
confirm those obtained with synthetic data.
In the case of signal s3, which is poorly correlated and is characterized by a large σn,
there is a behavioral discrepancy between the coding schemes that achieve the best results
for Tc and Ts, respectively. While K0PBIH6 reduces Ts by 48.41%, the best OEBI brings an
improvement of 10.86%. However, POEBI7 manages to reduce Tc by an incredible 73.38%
while K0PBIH6 improves the coupling activity by 55.15%. This shows that, in order to
choose the optimal low-power code, designers need in the early stages of the design flow
information about the statistical characteristics of the data.
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Fig. 5.20: Graphical figure of merit for low-power codes as a function of κ
Tab. 5.4 shows the effectiveness of different codes in a projected 65 nm technological
node for v1 when applied in typical local (κ=2.76), intermediate (κ=2.09), and global wires
(κ=0.65). Capacitances and bus aspect factor have been computed by employing the for-
mulas given in Chap. 2. As shown in Fig. 5.20, by representing each encoding scheme
as a point in the {T ′s,Tc} plane, we can easily define a graphical figure of merit. For a
given κ, we draw for each (T ′s,Tc) pair the lines defined by y=
T ′s+κTc−x
κ
. The best code is
determined by finding the associated line that is closest to the origin.
5.4.2 Efficient Adaptive Partial Bus Invert Coding for DSP Signals
As mentioned in Chap. 3, adaptive coding schemes suit their functionality on the sta-
tistical characteristics of the transmitted data. The encoder gathers information during
the observation window and based on the results, it applies a coding scheme or another.
The primary disadvantage of mainly all adaptive schemes is their intrinsic complexity.
They generally require large and power-hungry tables, which makes them unsuitable for
many classes of applications. In order to avoid such complexity, application-specific cod-
ing schemes can be developed.
In typical DSP signals, due to the fact that bus invert is the most efficient among the
1-bit redundant coding schemes [187, 189], it can be applied only to the bits belonging to
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the LSB region or to the bits with a self activity higher than an optimally chosen thresh-
old. Thus, when the data characteristics are unknown at design time, the breakpoints
have to be estimated on-the-fly before applying BI-based encoding schemes. Finding the
breakpoint is equivalent to constructing the PBI mask as described in [87]. The mask
does not have to be however calculated by observing each bus line, but by identifying the
breakpoints.
With this knowledge, one can envisage several adaptive schemes. Basically, two point-
ers are required to indicate BP0 and BP1. For every observation window, the self activity
in the two bits is monitored and based on the result, a control unit keep the pointers
unchanged or moves them towards the MSB or the LSB. Thus, only two counters are
necessary, which means a significant reduction in comparison with the classical APBI.
Moreover, an extra control line is added that signalizes the beginning of a new applica-
tion window, the position of the breakpoint, and also the applied scheme.
Given that the previously introduced PBIH, PBIC, and POEBI encoding schemes are
defined by the bit that is closest to the MSB, the scheme can be further simplified by
monitoring only one (generic) breakpoint. That breakpoint can be adjusted to the right
or to the left after every observation window. For quasi-stationary data, trimming the
pointer by only one bit is effective enough. However, if the statistical characteristics of
the data change rather quickly, the breakpoint must also be adapted more rapidly. Two
versions of the scheme are imaginable: on the one hand, the pointer can be adjusted with
more than one bit, and on the other one, more bits can be monitored in order to keep track
of the breakpoints in real time.
Fig. 5.21 and Fig. 5.22 illustrate the generic schemes of the proposed Adaptive PBI
(APBIH and APBIC) and Adaptive POEBI (APOEBI). The partially inverted values of
the bus are compared with the previously sent data for the Hamming or the coupling
distance. The most important unit is the controller that monitors the pointers, resets the
counters, and generates the masks. Furthermore, the controller can be extended to choose
among several coding schemes. This adds however to the complexity and such as scheme
remains applicable only if the power consumption on the bus is large enough to come up
for extra required energy consumption. If needed, the Control Unit can also be configured
at run-time by changing the configuration data (Config Data).
Simulations have showed that for quasi-stationary signals, the achieved reduction in
transition activity is comparable to the one obtained with the static versions of the cod-
ings, i.e. from about 20% to 45%. The efficiency of the schemes is given for a large span of
observation and application windows length. Nonetheless, for non-stationary signals, the
efficiency of the adaptive schemes decreases slightly, that is from less than 12% to around
34%. Furthermore, the efficiency is as expected much more dependent on the lengths of
the observation and application windows and also on the number of monitorizing point-
ers. The existence of two or three pointers significantly improves the versatility of the
scheme.
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5.5 Limits for Power Coding
A very important question is related to the theoretical achievable limit for transition ac-
tivity reduction. In this context, there are two fundamentally different problems to be
tackled. On the one hand, finding the minimum achievable self activity can be reduced to
a one-dimensional problem, while on the other hand, determining the minimum achiev-
able coupling activity cannot be solved in such a simple way.
5.5.1 Limits for Self Transition Activity
Ramprasad et al. introduced a source-coding framework for the design of self transition
activity reducing coding schemes [143]. A particularization of that framework has been
used in [15] by Benini et al. in order to develop algorithms for the synthesis of power-
reducing encoding and decoding interface logic. In the following, a similar generalized
framework is employed. Given the bus width B, the number of possible code words is
N = 2B .
The encoder consists of a register bank that stores m − 1 previous source code words
{u(i−1), u(i−2), · · · , u(i−m+1)} used together with u(i) as inputs for the encoding func-
tion, an encoding function ΨC that generates the encoded word w(n), and a decorrelator
whose function is described in the sequel. Fig. 5.23 shows the framework particularized
for m = 3.
Stan and Burleson mentioned in [189] that in contrast to low-power encoding schemes
for level signaling which require a complex one-to-many context-dependent correspon-
dence between coded words and source words, transition signaling based schemes can
be done in a one-to-one context-independent manner. Transition signaling is straightfor-
ward to implement as it consists of an XOR-based decorrelator-correlator structure. The
main advantage of using a correlator-decorrelator scheme is that in this way the problem
Decorrelator
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Correlator
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Decoding Function
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u(i−1)
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w(i) v(i)
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ΨC Ψ
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Fig. 5.23: General framework for m = 3
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Fig. 5.24: Power cost for Gaussian signal without encoding
of minimizing the transition activity on the bus gets reduced to the problem of minimiz-
ing the number of ones on the decorrelator input [15, 189].
The decoder is composed of a correlator that reconstructsw(i) and a decoding function
Ψ−1C whose task is to calculate the initial source code word u(i) as a function of w(i) and
{u(i− 1), u(i− 2), · · · , u(i−m+1)}. The efficiency of the encoding function ΨC increases
with m, as higher m-s allow a better exploitation of data dependencies. Nevertheless,
with increasing m, the complexity of the hardware rapidly explodes, which is equivalent
to higher area penalties and codec-induced power consumption. In practice, we therefore
typically have m ≤ 3. It is to be mentioned that the final value for m also depends on
the data correlation, since in the case of weakly correlated data, a high value of m is
not bringing improvements. As illustrated in Fig. 5.23, in this work we use encoding
frameworks for m = {1, 2, 3}. Thus, in order to reduce the power consumption induced
on the bus by the temporal transition activity, the encoding function ΨC has to reduce the
average number of ones at its output, i.e. at the input of the decorrelator. Furthermore,
the encoding function must guarantee that the decoding function Ψ−1C uniquely decodes
the received value.
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Fig. 5.25: Minimum power cost (inferior limit) for m = 1
The exact low transition encoding algorithm for m = 2 presented in [15] consists
mainly of the table ordering after decreasing probability of appearance of all N2 possi-
ble input pairs and the top-bottom assigning of the code words comprising the lowest
possible number of ones, i.e with lowest power cost. Moreover, in order to achieve full
decodability, after each assignment the coding table is completely scanned and a so-called
conflict array is updated. The algorithm is constructing thus for a given probability distri-
bution, the best possible power-reducing coding scheme, and gives the minimum achiev-
able power cost through coding. Notice that for m = 2, complete statistical characteri-
zation means the knowledge of the joint probability distribution, i.e. the joint probability
matrix.
The algorithm employed in this thesis for computing the minimum power cost is sim-
ilar to the aforementioned one, though conceptually and computationally simpler and
more efficient. For m = 1, the encoding algorithm reduces to the ordering in a vector of
the source code words after decreasing probability and the sorting in another vector of
the encoded words after increasing energy costs (number of comprised ones). The total
power cost of the encoding scheme is then given by the scalar multiplication of the two
sorted vectors.
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Fig. 5.26: Power cost for the K1 code
For m = 2, the algorithm employed in this work does not sort all the N2 values of the
probability matrix P = [pab], where pab = Pr(u(i − 1) = a ∧ u(i) = b) for a, b = 1, N . We
only order each row of the probability matrix after decreasing probabilities. By building a
vector out of the sum of the column values and scalarly multiplying that vector with the
sorted energy cost vector for {w(i)} we obtain the minimum power cost. The algorithm
is in this case a generalization of the algorithm for m = 1. Further, if m = 2, then the
probability matrix is 3-dimensional and we have to sort all N2 rows of the probability
cube, and add all slices for obtaining the probability vector of {w(i)}. We expect that the
efficiency of encoding schemes improves due to the fact that the statistical characteristics
of the signal can be better exploited. Nevertheless, the achieved efficiency comes at the
expense of significant complexity penalties.
Additionally, even though our goal was not to construct the power optimal code but
only to find the limit when using that best code, the developed algorithm can also be used
to generate the optimum encoding function ΨC as in [15]. Nevertheless, the proposed
algorithm is conceptually slimmer and more efficient. First, the sorting of Nm m-tuples is
replaced by Nm−1 sorting operations of N elements. Second, no table scanning procedure
is required as no conflicts can appear.
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In the following, several experimental results regarding power cost limits for encoding
schemes with m = 1 and m = 2 are discussed. Additionally, a simple encoding scheme
with respect to the lower power cost bounds and the power costs without encoding is
analyzed. As input signals zero-mean Gaussian distributed input signals with standard
deviation σ varying from 5 to 30 and correlation factor ρ = {0, 0.3, 0.6, 0.95} are considered
while the bus width is set to B = 8.
Fig. 5.24 shows the power cost without employing any encoding scheme, i.e. for
m = 1. Due to the monotonic character of the power cost function, the following two
general observations can be done, which hold for all subsequent cases. First, when the
correlation increases, the power consumption decreases due to the fact that fewer bits
toggle, and thus the transition activity is smaller. Second, for higher standard deviations
more ones in the encoded words appear, increasing the minimum achievable power cost.
The minimum power cost for m = 1 is represented in Fig. 5.25. Even though in this case
no encoding scheme can make use of previous input knowledge, it is still possible for the
optimal encoding scheme to significantly reduce the power cost.
In contrast, when m = 2, the encoding schemes can make use of one previous code
word. Consequently, we expect a significant improvement in the minimum achievable
power cost. As seen in Fig. 5.27, for highly correlated signals, the encoding-based min-
imum achievable power cost improves. It is important to notice, that when the input
signal is uncorrelated, there is no statistical information for any encoding scheme with
m = 2 to exploit. Therefore, the power cost limit is identical to the case when m = 1.
This is an expected result, as it is just stating that the achievable power cost limit through
encoding schemes is a direct function of the signal correlation. If u(i) and u(i−m) are not
correlated, the use of m+ 1 inputs for the encoding function does not improve the power
cost limit.
The K1 code has been developed to reduce the transition activity in the MSBs espe-
cially for small standard deviations. Fig. 5.26 shows that in comparison with the uncoded
case, the power cost is decreased. The code behaves very well for poorly correlated sig-
nals. However, when the data is highly correlated, even though the switching activity is
reduced, the gap to the power cost optimal code is increasing.
To summarize, the power cost limits in the case of zero-mean Gaussian signals de-
pend on the standard deviation and the correlation factor. When the standard deviation
increases, the power cost limits also increase, and for increasing correlation factors, the
power cost limits are decreasing.
5.5.2 Limits for Total Transition Activity
It is to be noticed that when taking into consideration also the coupling capacitances,
the coupling transition activity becomes comparable to the temporal transition activity
induced by the capacitances between lines and ground [228]. In this case, the above-
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Fig. 5.27: Minimum power cost (inferior limit) for m = 2
mentioned decorrelator-correlator structure cannot be employed in order to reduce the
complexity of the transition activity minimization problem.
In order to provide a mathematical foundation for the study of different coding strate-
gies, Ramprasad et al. introduced an entropy-based limit for the self activity. However,
that method is not suitable for very deep sub-micron buses characterized by high aspect
ratios.
Let X and Xopt be an ergodic discrete random variable with an entropy rate Hr and
the lag-one discrete and stationary Markov process of maximum entropy rate for a given
power cost C. Let Y be a lag-one Markov process with the same probability and condi-
tional probability as X . The power costs of X and Y are identical, however, since condi-
tioning reduces entropy [121, 136]:
H(Xn|Xn−1, . . . , X1) ≤ H(Xn|Xn−1) = H(Yn|Yn−1). (5.22)
Thus, the entropy rate of X is smaller than that of Y . Moreover, since Y is a lag-one
discrete Markov process, its entropy rate cannot be larger than that of Xopt.
Let HC(c) be the maximum entropy of an ergodic lag-one Markov process with power
cost c. It can be shown, that for each ergodic random process with entropy rate H , it is
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Fig. 5.28: POEBI and minimum power cost
possible to find a coding which achieves asymptotically a cost c that satisfies HC(c). On
the one hand, the Asymptotic Equipartition Property [136] says that for a large n, there
is a typical set of 2nH different symbols to transmit. On the other hand, there can be
drawn n samples from the Markov process Xopt that has entropy rate HC(c). Further, the
Asymptotic Equipartition Property says that there can be obtained 2nH(c) different code-
words [175]. Thus, a one-to-one code is obtained when HC(c) = H and the transmission
over the bus of the constructed codewords has the power cost c.
Fig. 5.28 illustrates the minimum achievable coupling power cost for varying ρ in the
case of an n-bit zero-mean Gaussian signal with σn = 0.3125. The signal has been coded
with the non-redundant schemes K0 and K1 as well as with K0POEBI3. It can be noticed
that the POEBI scheme – even though a scheme of relatively low complexity – is very
effective, as it achieves a total coupling power remarkably cost close to the minimum
achievable one. Thus, it can be concluded that in spite of their rather low complexity, the
coding schemes developed in this chapter for low-power DSP systems are very powerful
and versatile.
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5.6 Summary
Signal encoding can be employed for efficiently reducing the self and coupling transition
activities, and thus the switching component of the dynamic power consumption. In
order to construct efficient codes, the bit-level and word-level activities must be estimated
and analyzed.
The first contribution of this chapter is the conclusion drawn after analyzing the bit-
level activities in typical DSP signals that bus invert schemes can be efficiently employed
in order to decrease the transition activity in the least significant bits. Secondly, it has
been shown that the bus invert schemes do not employ or preserve the high correlation
typical for the most significant bits. Consequently, by combining non-redundant codes
(K0, K1, K3) with bus invert schemes, several highly efficient codes have been developed
(PBIH, PBIC).
Another important contribution is the construction of the partial OEBI (POEBI) en-
coding scheme. In this context, significant improvements, especially concerning the cou-
pling transition activity, have been reported. Additionally, two simple yet very effective
schemes based on bus invert (APBI) and OEBI (APOEBI) are developed. The main idea
of those adaptive codes is to estimate the breakpoints by monitoring only a selected set
of bus lines and not all as in previously described codes.
Finally, fundamental limits for both self and total activity have been derived and ana-
lyzed proving thus the effectiveness of the developed codes.
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Sotiriadis and Chandrakasan proposed in [179] to employ coding for increasing the
data throughput in deep sub-micron buses. The fundamental idea is to avoid those tran-
sition patterns that cause the largest delays on the bus. On the one hand, by eliminating
the worst case patterns, the clock period can be reduced, thus increasing the throughput.
On the other hand, because of the imposed constraints in terms of transition patterns, the
maximum achievable data rate in a clock period is reduced in the case of a fixed-width
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bus. Therefore, coding for improving throughput is applicable only if the clock period
can be decreased at a higher rate than the drop in maximum achievable data rate. In
the rest of this work, coding for speed, coding for performance, and coding for throughput are
interchangeably used.
Contrary to the low-power coding problem, treating coding for throughput in an
application-specific manner does not generally bring about any advantage. In order to
avoid a worst case delay, it is mostly of no interest to know or estimate the frequency of
appearance of the delay patterns responsible for those worst cases. Coding for through-
put can be mainly implemented in two ways: by avoiding all worst case delay transition
patterns or by prohibiting a set of states involved in those worst case transitions. As
shown later throughout the chapter, there are various benefits as well as downsides re-
lated to the two abovementioned methods.
This chapter is organized as follows. First, Sec. 6.1 analyzes and classifies the switch-
ing patterns in terms of delay in capacitively and inductively coupled buses and discusses
pros and cons related to coding schemes based on avoiding transitions and states. On this
basis, Sec. 6.2 deals with limits related to transition-based and state-based coding for per-
formance improvement. Bounds and closed form solutions thereof are derived both from
recurrent transition and state counting as well as from the theory of noiseless constrained
channels. In addition, simple coding schemes are proposed and analyzed in Sec. 6.3.
Moreover, coding for speed is compared and combined with classic anti-crosstalk tech-
niques like spacing and shielding. Sec. 6.4 shows the relation between coding for power
and coding for performance. In this context, it is shown how both types of coding can be
combined.
6.1 Improving Throughput in Buses by Coding
Coding for throughput improvement and coding for crosstalk are two interrelated prob-
lems. As in the case of coding for performance, the fundamental idea of coding for
crosstalk is to avoid those transitions and/or states responsible for the largest crosstalk-
induced noise. For example, in the case of simultaneous switching in capacitively cou-
pled buses, the largest crosstalk-induced noise and the largest delay appear in lines which
oppositely toggling neighbors. The two problems are thus equivalent and due to their
similarity, the focus is set on coding for performance.
In the following, we analyze the pattern dependency of the delay classes and show
how coding for speed can be implemented by prohibiting transitions and states that in-
duce worst case delays.
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6.1.1 Delay Classes
Let us consider for simplicity of formalism that τ0 = 1 and ∆bi = 1, where line i is the
line under analysis. As shown in Chap. 4, the delay in capacitively coupled buses can be
expressed as:
δi = (1 + 2κ)− κ(∆bi−1 +∆bi+1), (6.1)
where δi is the delay in line i. Thus, there are five possible delay classes for a switching
line from 1 to 1 + 4κ in steps of κ. For k = 1, 5, we can define the delay class ∆k as a set
∆k = {∆b | max δi = 1 + (k − 1)κ, for all i = 1, B} (6.2)
where B is the bus width. The delay 1 + (k − 1)κ is called the characteristic delay of
the delay class ∆k. In the sequel, we denote with δM the maximum delay in a bus for a
transition pattern, that is M is the index of the line with the largest delay. If considering
also the zero delay class, ∆0, we can define the six delay classes as follows:
∆5 : ∆bM 6= 0 and ∆bM−1 +∆bM+1 = −2∆bM
∆4 : ∆bM 6= 0 and ∆bM−1 +∆bM+1 = −∆bM
∆3 : ∆bM 6= 0 and ∆bM−1 +∆bM+1 = 0 (6.3)
∆2 : ∆bM 6= 0 and ∆bM−1 +∆bM+1 = ∆bM
∆1 : ∆bM 6= 0 and ∆bM−1 +∆bM+1 = 2∆bM
∆0 : ∆bM = 0
Sotiriadis pointed out in [175] that when crosstalk is important, the delay class ∆0 is
not correctly defined. Even though a line does not switch, the coupling with the neighbors
can be so high that a toggle in an aggressor generates a temporary swing on the victim
that cannot be neglected. Therefore, we can define instead of ∆0 three so-called zero delay
classes as follows:
∆00 : ∆bM = 0 and ∆bM−1 = ∆bM+1 = 0
∆01 : ∆bM = 0 and |∆bM−1|+ |∆bM+1| = 1 (6.4)
∆02 : ∆bM = 0 and |∆bM−1|+ |∆bM+1| = 2
The delay of class ∆0k is thus kκ, for k = {0, 1, 2}. Actually, the zero delay classes must be
taken into consideration separately only in encoding schemes which try to avoid delays
less than or equal to 1 + κ. As indicated in the next sections, these encoding schemes
generally reduce the data rate capacity too much to be of high interest.
As also seen in Chap. 4, the aforementioned partitioning of delay classes does not
hold when inductive effects cannot be neglected anymore. When only the inter-wire ca-
pacitances have to be taken into consideration, all possible delay values are very tightly
closed around the characteristic values of the delay classes. However, with increasing
inductive effects, the delays start to detach from their characteristic values and the delay
classes begin to dissolute. Thus, delay classes are rather intervals than fixed values.
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Tab. 6.1: Comparison between delay classes/intervals for capacitive and inductive coupling
Capacitive Capacitive and Inductive
1 + 4κ 1 + 4κ− 2α(1)k,L ± η
1 + 3κ 1 + 3κ− α(1)k,L ± η
1 + 2κ 1 + 2κ± η
1 + κ 1 + κ+ α
(1)
k,L ± η
1 1 + 2α
(1)
k,L ± η
In the sequel, the effect of increasing inductive coupling on delay classes is analyzed
by revisiting the ELD model introduced in Chap. 4. Conceptually, the coefficients of the
ELD model can be split in two parts: on the one hand, the coefficients standing for ca-
pacitive coupling (αij,C), and on the other one, the coefficients for the inductive coupling
(αij,L). Thus:
αij = αij,C + αij,L, i 6= j, (6.5)
where αij,C ≤ 0 and αij,L ≥ 0. Capacitive coupling is a short-range effect and thus, only
first-order neighbors can be considered as in the models proposed in [175, 181]. Conse-
quently, we can write the delay in line k as:
δk = αk∆b
2
k+(αkk−1,C∆bk−1 + αkk+1,C∆bk+1)∆bk
+(αkk−1,L∆bk−1 + αkk+1,L∆bk+1)∆bk (6.6)
+
∑
i6=0,1
(αkk−i,L∆bk−i + αkk+i,L∆bk+i)∆bk
In a symmetric bus, αkk−i=αkk+i
def
= α
(i)
k , if the corresponding neighbor exists. We can define
in a similar way α
(i)
k,C and α
(i)
k,L.When the corresponding neighbors do not exist, either the
coefficients or the associated transitions can be defined as zero. For a symmetric bus, the
delay becomes:
δk = αk∆b
2
k + (α
(1)
k,C + α
(1)
k,L)(∆bk−1 +∆bk+1)∆bk
+Sind(k)∆bk, (6.7)
where Sind(k) stands for the cumulative influence of the inductive aggressors of an order
higher than two:
Sind(k) =
∑
i6=0,1
(αkk−i,L∆bk−i + αkk+i,L∆bk+i). (6.8)
Let η
def
= max{Sind(k)} = max{
∑
i≥2(αkk−i,L + αkk+i,L)} ≥ 0 be the maximum cumula-
tive effect of the inductive aggressors. For a symmetric bus, η = 2max{∑i≥2 α(i)k,L}. It can
be noticed that the non-zero delay classes are modified under inductive coupling from
fixed values to intervals as shown in Tab. 6.1. Several major cases with regard to the
relationship between inductive and capacitive coupling can be identified:
6.1 IMPROVING THROUGHPUT IN BUSES BY CODING 129
• κ≫ α(1)k,L+2η: in this case, the capacitive coupling completely dominates the induc-
tive one which can be neglected without any accuracy loss.
• κ & α
(1)
k,L + 2η: the inductive coupling cannot be neglected; this case encompasses
low-medium inductive coupling scenarios and as shown later, it corresponds to the
case of disjoint delay classes.
• κ . α
(1)
k,L + 2η: both inductive and capacitive couplings cannot be neglected, the
inductive coupling is getting more important, and the delay classes are not disjoint
anymore; this case corresponds to higher inductive coupling and is less probable in
reality.
• κ ≪ α(1)k,L + 2η: the inductive coupling outweighs the capacitive one and the delay
classes are totally mixed; this case is very unrealistic in normal on-chip buses unless
systems are designed for this purpose.
Generally speaking, the least inductive cases appear when the capacitive influence of the
first-order neighbors outweighs the cumulated effect of all inductive aggressors. As also
mentioned in Chap. 4, the first two cases are the most realistic ones in on-chip intercon-
nects, since the other two situations are mostly avoided in practice because of the high
induced crosstalk [25, 192].
6.1.2 Transition and State Coding
In a classically operating bus, the clock period, Tck, must be chosen to be large enough so
that any transition can be completed, i.e.
Tck ≥ τ0(1 + 4κ). (6.9)
By prohibiting transitions from higher delay classes, the lower bound required for Tck gets
reduced and the bus can be clocked faster. For instance, by avoiding class ∆5, the bus can
be clocked 1+4κ
1+3κ
times faster. For κ≫ 1, this means approximately 1.33 times faster. If we
also interdict ∆4, the speed can be increased about 2 times. Moreover, by allowing only
∆0, ∆1, and ∆2, the bus can be theoretically sped up 4 times.
Basically, there are two ways in avoiding delays of certain classes. One the one hand,
one can try to avoid directly those transitions, and on the other hand, a selected set of
states involved in those toggling patterns can be eliminated from the symbols alphabet.
The main advantage of the state-based coding is its intrinsic simplicity. The codec is at
most a static map. In a dynamic environment, for instance in applications characterized
by different entropy rates and running on a reconfigurable platform, the bus width is gen-
erally predetermined and fixed. Such static maps can be defined for each application and
loaded whenever the associated application is running. On the other hand, the versatility
of transition-based coding allows the construction of more efficient encoding schemes.
As expected, the benefit of flexibility is paid in terms of implementation complexity.
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Tab. 6.2: Transition and state avoiding in a 4-bit wide bus
0000
0101 0110 01110011 1100 1101 1110 11111000 1001 1010 101100010000 0010 0100
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
The versatility of transition-based coding is due to the fact that impossible transitions
can be theoretically mapped on unallowed ones. However, in state-based coding, by
not allowing one state, all transitions in which that state is potentially participating are
automatically interdicted. Thus, it can happen that more transitions than required are
prohibited. It is to be mentioned, that if for certain applications any transition pattern is
possible, then transition-based coding is not applicable and the only possible coding is
the state-based one.
Consider a similar example as in [175], that is a 4-bit wide bus with no coupling at the
margins. We want to avoid the delay classes ∆5 and ∆4, which means that for κ = 4.5,
the speed can be increased 1.9 times. If we prohibit the states 0010, 0100, 0101, 1010,
1011, and 1101 (i.e. the rows and columns marked light in Tab. 6.2), then the worst case
delay is limited to 1 + 2κ. As there are 10 allowed states, the number of bits that can be
transmitted each clock cycle is reduced from 4 to log2 10 = 3.32, that is by a ratio of about
1.2. Consequently, a maximum throughput improvement of around 1.9/1.2≃1.583 can be
achieved. In order to obtain a trivial static map for the codec scheme, the set of states
can be further decreased to 8 and the improvement factor is 1.42. It is to be noticed that
a bus with one extra line results in more closely inter-spaced lines if the physical width
is limited to a fixed value. Thus, the value of κ increases and the net result in data rate
improvement is reduced by a factor depending on the wire geometry.
By interdicting only the ∆4 and ∆5 transitions (i.e. the transitions marked dark gray
in Tab. 6.2), one could map transitions with probability zero on the prohibited ones. Al-
ternatively, intermediate states can be inserted between the states involved in a restricted
transition similarly to the so-called stutter coding [91] in order to obtain two or more al-
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lowed transitions. Afterwards, low-probable transitions can be mapped on such extended
transitions in order to keep the introduced redundancy low.
It is nevertheless obvious, that by not permitting a set of transitions and/or states, the
maximum achievable information rate on the bus is reduced. For an n-bit wide bus, the
bit rate reduction factor, ζb(n, k), is defined as the ratio between the maximum achievable
information rate on the coded bus and the actual bus width. In the next section, exact
values and bounds for the bit rate reduction factor for transition and state coding are
derived. Further, we can define also the speed increasing factor, ζs(n, k), which stands for
the interconnect delay decreasing rate:
ζs(n, k) =
1 + 4κn
1 + kκn
, (6.10)
where k = {0, 1, 2, 3, 4} indicates the highest allowed delay. It is to be noticed that for a
fixed physical bus width, κ is actually a function of n, therefore the simpler notation κn.
In the rest of the work, the notations κ and ζs(k) are used whenever the bus width is not
subject to modifications.
For an efficient encoding, we have in general k = {2, 3} [175]. Thus, the total actual
throughput increase rate can be defined as:
ζt(n, k) = ζs(n, k) · ζb(n, k). (6.11)
In order for a code to be efficient, the achieved throughput increase rate must be higher
than one, i.e. ζt(n, k) > 1.
In the case of non-negligible inductive coupling, the delay classes given in Tab. 6.1 are
disjoint only if α
(1)
k ≤ −2η, for all k = 1, B. In this case, coding for performance is done
by applying the same mapping schemes as for buses characterized only by inter-wire
capacitance, otherwise the mappings have to be adjusted. These are in the most general
case simple static maps and without any loss of generality, we consider only disjoint delay
classes.
In the case of inductive coupling, ζb(n, k) is the same as for the capacitive case. How-
ever, in the case of disjoint classes we have
ζs(n, k) =
1 + 4κn − 2α(1)k,L + η
1 + kκn − (k − 2)α(1)k,L + η
. (6.12)
where τ0 = 1 and k = 0, 3. For instance, when k = {2, 3}, the equality becomes:
ζs(n, 2) =
1 + 4κn − 2α(1)k,L + η
1 + 2κn + η
, (6.13)
ζs(n, 3) =
1 + 4κn − 2α(1)k,L + η
1 + 3κn − α(1)k,L + η
, (6.14)
ζs(n, 4) = 1. (6.15)
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It can be easily shown that coding for performance would be more efficient with
inductive coupling only if κ ≤ −α(1)k,L/(2α(1)k,L + η) ≤ 0. Nevertheless, κ is a nonnega-
tive parameter, which renders the aforementioned inequality impossible. For k = {2, 3}
thus, even in the case of a low-medium inductive coupling, the possibilities to increase
throughput deteriorate in comparison with the non-inductive case. Consequently, the
effectiveness of coding schemes for throughput improvement must be assessed at high
levels of abstraction especially in the case of inductive coupling and the required infor-
mation for this purpose is intrinsically comprised in the ELD model.
6.2 Fundamental Limits of Coding for Throughput
It has been already pointed out, that by not permitting a certain set of transitions, the
maximum achievable information rate on the bus is reduced. In the following, we derive
the number of allowed states in a recurrent manner and calculate thus the maximum
achievable information rate. We also calculate the number of permitted transitions and
derive bounds for the bus capacity that are more restrictive than previously developed
ones. In order to determine the exact capacity of encoded buses, we employ the theory
of noiseless constrained channels. First, we focus on the more simple case of prohibiting
states involved in transitions that imply unwanted transitions and secondly, we address
the issue of restricting only transitions.
6.2.1 Limits for State Coding
Because of the fact that only a certain set of transitions are allowed, a bus can be regarded
together with the coding for performance scheme as a discrete noiseless constrained chan-
nel. As shown in [53, 82, 121, 168], once the associated adjacency matrix is constructed,
the maximum achievable information rate, i.e. the capacity ̺ of the noiseless constrained
channel, is given by the logarithm of the spectrum of the adjacency matrix:
̺ = log2 ρ(AG), (6.16)
where AG represents the adjacency matrix and ρ(AG) denotes the spectrum of AG, i.e. its
maximum absolute eigenvalue (see App. C). Further, the bit rate reduction factor for an
n-bit wide bus can be defined similarly as the bus utilization factor introduced in [175]:
ζb(n, k) =
log2 ρ(AGnk)
n
. (6.17)
where AGnk denotes the adjacency matrix for an n-bit wide bus as a function of the max-
imum permitted delay class. In the following, we use in the case of fixed values of k the
simpler notation AGn for the adjacency matrix.
Tab. 6.2 shows the states that have to be prohibited in the symbol alphabet in order to
avoid ∆4 and ∆5 transitions in the case of a 4-bit wide bus. Actually, it represents exactly
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Fig. 6.1: Recurrent elimination of states for avoiding delay classes ∆5 and ∆4
the adjacency matrix of the associated discrete noiseless constrained channel. Moreover,
for n = 3, we have:
AG3 =


1 1 0 1 1 0 1 1
1 1 0 1 1 0 1 1
0 0 0 0 0 0 0 0
1 1 0 1 1 0 1 1
1 1 0 1 1 0 1 1
0 0 0 0 0 0 0 0
1 1 0 1 1 0 1 1
1 1 0 1 1 0 1 1


. (6.18)
The spectra of the adjacency matrices are ρ(AG3) = 6 and ρ(AG4) = 10. For high values
of n, it is virtually impossible to calculate the spectrum. However, in the case of state
coding we do not have to construct AGn in order to compute ρ(AGn). We notice that the
spectrum is equal to the allowed number of states. This is actually a trivial result both
from matrix theory and information theory. Because the same amount of rows and lines
have only zeros and all the others only ones, matrix theory tells us immediately that the
maximum absolute eigenvalue is equal to the number of non-zero rows (and columns).
Furthermore, from an information theory perspective, we can regard the constrained bus
as an unconstrained bus with a reduced alphabet. The logarithm of the cardinality of the
resulting alphabet is equal to the required number of bits to represent the information,
and thus the maximum bit rate achievable on the bus.
Consequently, in order to determine the exact capacity of the bus, the adjacency matrix
is not required but the exact number of permitted states, ps(n)
1. In order to find ps(n), we
have to analyze the way states are prohibited for different values of n. Fig. 6.1 shows
the recurrent manner states are eliminated in order to avoid delay classes ∆5 and ∆4,
i.e. k = 2 since the maximum allowed delay class is ∆3. At step n, we split the states in
eight categories corresponding to the last three bits of the state index. We have to block
the third and sixth category corresponding to 010 and 101, respectively. In order to find
out ps(n), one has to add the number of allowed states at the previous steps in the same
categories. Thus, the recurrence must be related to the four categories and we can write:
ψ
n+1
= Gψ
n
, (6.19)
where ψ
n
represents the 1× 4 vector indicating the allowed states in each category at step
1The number of states, ps(n, k), is also a function of k; for simplicity however, the notation ps(n) can be
used whenever k has a fixed value
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n and
G =


1 1 0 0
0 0 0 1
1 0 0 0
0 0 1 1

 . (6.20)
is the recurrence matrix or the generating matrix, G, as seen in Fig. 6.1.
Let u4 = [1111]
t be the 1× 4 unity vector. Consequently, the total number of permitted
states is:
ps(n) = u
t
4ψn = u
t
4G
n−2ψ
2
= ut4G
n−2u4, (6.21)
because ψ
2
= u4.
The generating matrix G is a function of n, k, and the considered margins, and repre-
sents a so-called 0−1 matrix. Thus, G is positive definite and all positive definite matrices
are normal. The Spectral Theorem [5] says that for any normal matrix G, there exists a
unitary matrix V such that:
G = V DV ∗, (6.22)
whereD is the diagonal matrix whose entries are the eigenvalues ofG, and V is the matrix
with the corresponding eigenvectors as columns. In the case of a unitary matrix we have
V ∗ = V −1, where V ∗ represents the conjugate transpose (also called the Hermitian adjoint)
of V [5]. Let λ1, λ2, λ3, and λ4 be the eigenvalues of G and let v1, v2, v3, and v4 be the
corresponding eigenvectors. Thus,
ps(n) = u
t
4G
n−2u4 = u
t
4V D
n−2V ∗u4
=
4∑
i=1
vi[i]
2λn−2i , (6.23)
where vi[i] denotes the i-th element of the i-th eigenvector. In our case, λ1,2 =
1±√5
2
and
λ3,4 =
1±i√3
2
. It can be shown that:
ps(n) = v1[1]
2λn−21 + v2[2]
2λn−22
= v1[1]
2(1− ϕ)n−2 + v2[2]2ϕn−2
=
2√
5
[
ϕn+1 + (1− ϕ)n+1] = 2Fn+1, (6.24)
where ϕ = 1+
√
5
2
is the so-called golden ratio, and Fn represents the n-th Fibonacci number
(Fn+1 = Fn+Fn−1 with F0 = 0 and F1 = 1). Consequently, the bit rate reduction factor for
state coding that eliminate ∆5 and ∆4 classes becomes:
ζb(n, 2) =
log2 2Fn+1
n
=
1 + log2 Fn+1
n
, (6.25)
and therefore, we have for very large buses:
lim
n→∞
ζb(n, 2) = lim
n→∞
1 + log2 Fn+1
n
= log2 ϕ ≃ 0.69424. (6.26)
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Fig. 6.2: Recurrent elimination of states for avoiding delay class ∆5
In order to have an efficient coding for performance ζt(n, 2) must be greater than 1. For
large buses, this means that the following condition has to be fulfilled:
κ >
1− log2 ϕ
4 log2 ϕ− 2
≃ 0.39353. (6.27)
In large buses with inter-wire capacitance, the best state coding is efficient if κ is higher
than the limit calculated above. With increasing inductive effects, that lower bound in-
creases.
Fig. 6.2 shows the recurrent way states have to be interdicted in order to avoid ∆5
transitions. In this case, ψ
2
= u4 and
G =


1 1 0 0
0 0 0 1
1 1 0 0
0 0 1 1

 . (6.28)
The eigenvalues of G are (see App. A):
λ1 = 0, (6.29)
λ2 =
1
3
(
2 +
1 + i
√
3 cos 2φ
sin 2φ
)
, (6.30)
λ3 =
1
3
(
2 +
1− i√3 cos 2φ
sin 2φ
)
, (6.31)
λ4 =
2
3
(
1− 1
sin 2φ
)
= λ∗3, (6.32)
where
θ = − asin 2
25
and (6.33)
φ = atan
3
√
tan
θ
2
. (6.34)
It is to be noticed that λ2 is a real number (λ2≃1.75488) while λ3 and λ4 are complex ones
(λ3,4≃0.12256± 0.74486i). Now, the number of states can be computed as:
ps(n) = λ
n−2
2 (u
t
4v2)
2 + 2Re{λn−23 (ut4v3)2}, (6.35)
where vi is the eigenvector associated to the eigenvalue λi. The spectrum ofG is ρ(G) = λ2
and thus, for very large buses the bit rate reduction factor:
lim
n→∞
ζb(n, 3) = log2 ρ(G) = log2 λ2 ≃ 0.81137. (6.36)
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Therefore, in buses with inter-wire capacitance, the state coding is efficient for large buses
only if
κ >
1− log2 ρ(G)
4 log2 ρ(G)− 3
≃ 0.76841. (6.37)
This state coding scheme would be more efficient than the previous one only if:
κ ≤ log2 ρ(G)− log2 ϕ
3 log2 ϕ− 2 log2 ρ(G)
≃ 0.25464. (6.38)
Nonetheless, both schemes are ineffective for such values of κ, and we can conclude that
in the case of state coding it is more efficient to prohibit states involved in ∆5 and ∆4
transitions than only those responsible for the ∆5 delay class.
When considering inductive coupling, the analysis becomes slightly more complex.
The second coding scheme is more efficient than the first one if:
1 + 4κ− 2α(1)k,L + η
1 + 3κ− α(1)k,L + η
· log2 ρ(G) ≥
1 + 4κ− 2α(1)k,L + η
1 + 2κ+ η
· log2 ϕ, (6.39)
which is equivalent to:
κ ≤ [log2 ρ(G)− log2 ϕ](1 + η) + α
(1)
k,L log2 ϕ
3 log2 ϕ− 2 log2 ρ(G)
< 0.26(1 + η) + 1.51α
(1)
k,L. (6.40)
Further, in order for the coding to be effective, the total throughput increase rate must be
greater than one:
1 + 4κ− 2α(1)k,L + η
1 + 3κ− α(1)k,L + η
· log2 ρ(G) ≥ 1, (6.41)
which is at its turn equivalent to:
κ ≥ [1− log2 ρ(G)](1 + η) + α
(1)
k,L[2 log2 ρ(G)− 1]
4 log2 ρ(G)− 3
> 0.76(1 + η) + 2.53α
(1)
k,L. (6.42)
As α
(1)
k,L ≥ 0 and η ≥ 0, it is impossible for both inequations to hold simultaneously.
Thus, the first code is more efficient than the second one also with increasing inductive
coupling. We can conclude that there is a higher potential in the first type of coding for
performance schemes than in the second one. Moreover, it is of little interest to analyze
state coding schemes that try to obtain a higher speed increase factor, as the resulting
number of states decreases dramatically compared to the aforementioned ones.
In order to make sense to be employed, the first encoding scheme must assure a total
throughput increase rate greater than one, i.e.:
1 + 4κ− 2α(1)k,L + η
1 + 2κ+ η
· log2 ϕ ≥ 1. (6.43)
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This inequation can be reduced in the same manner as the previous ones to the following
inequality:
κ ≥ (1− log2 ϕ)(1 + η) + 2α
(1)
k,L log2 ϕ
2(2 log2 ϕ− 1)
> 0.39(1 + η) + 1.78α
(1)
k,L. (6.44)
Ineq. (6.44) clearly indicates that with increasing inductive effects (growing η and α
(1)
k,L),
the encoding scheme adds up only for higher bus aspect ratios than in the purely capaci-
tive case. It is to be noticed, that for the abovementioned set of inequalities to be correct,
the condition of disjoint delay classes has to be satisfied, i.e. κ ≥ 2η + α(1)k,L.
6.2.2 Limits and Bounds for Transition Coding
As previously mentioned, in order to compute the exact bit rate reduction factor for tran-
sition coding, one has to determine the capacity of the constrained channel that prohibits
high-delay transitions. The capacity is given by the logarithm of the spectrum of the
adjacency matrix. This means that for every n, the adjacency matrix is required. The ad-
jacency matrix for n = 4 and k = 3 can be extracted from Tab. 6.2 and for n = 3 and k = 3,
we have:
AG3 =


1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1
1 1 1 1 1 0 1 1
1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1
1 1 0 1 1 1 1 1
1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1


. (6.45)
It can be observed that with respect to state coding, the adjacency matrix exhibits a
higher number of ones and therefore the bit rate reduction factor increases from 0.86165
to 0.98610, which is equivalent to more than 12.5 %. For n = 4, the increase is about 15.4 %
from 0.83048 to 0.98165. Tab. 6.3 and Tab. 6.4 give the bit rate reduction factor for buses
considering margins (isolated) and ignoring margins (non-isolated), respectively. The bus
width varies from 2 to 12.
At this point, several properties of the bit rate reduction factor can be examined. First,
the values of ζb(n, k) converge fast, especially when more delay classes are allowed and
secondly, allowing only the delay class ∆1 makes no sense as the number of permitted
transitions decreases dramatically and thus, the spectrum of the adjacency matrix. In
addition, all the bit reduction rate factors decrease with increasing n, but the one when
the bus is isolated and the highest allowed delay class is ∆1. This is due to the fact that
because of the margins that have a fixed value, at low bus widths a high percentage of the
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Tab. 6.3: Bit rate increasing factor for transition coding in a non-isolated bus
n 2 3 4 5 6 7 8 9 10 11 12
ζb(n, 5) 1 1 1 1 1 1 1 1 1 1 1
ζb(n, 4) 1 0.986 0.982 0.979 0.977 0.975 0.974 0.973 0.972 0.972 0.972
ζb(n, 3) 1 0.930 0.914 0.903 0.896 0.892 0.888 0.885 0.883 0.881 0.880
ζb(n, 2) 0.916 0.818 0.750 0.716 0.696 0.681 0.670 0.661 0.653 0.648 0.643
ζb(n, 1) 0.500 0.334 0.250 0.200 0.167 0.143 0.125 0.111 0.100 0.091 0.084
transitions are prohibited. However, with increasing bus width, the effect of the margins
is alleviated.
Consider a 12-bit wide not isolated bus and a very high aspect ratio, i.e. κ≫ 1. Thus,
the total throughput increase rate for k = 1, 3 are:
ζt(12, 3) = 1.295,
ζt(12, 2) = 1.759,
ζt(12, 1) = 2.571.
Consequently, for high aspect ratios, encoding schemes can theoretically sped up data
transmission even by 2.5 times. For κ = 1:
ζt(12, 3) = 1.214,
ζt(12, 2) = 1.466,
ζt(12, 1) = 1.606.
The computation of the spectrum is practically not feasible for high values of n. There-
fore, instead of determining the highest eigenvalue, one can focus on deriving bounds for
the spectrum. In the following, we analyze and improve the bounds proposed by Sotiri-
adis in [175].
In order to determine a practical lower bound for the spectrum we can make use of
the symmetry of the adjacency matrix. For any N×N symmetric matrix AG its spectrum
ρ(AG) satisfies the inequality [175]:
ρ(AG) ≥ 1
N
n∑
i=1
n∑
j=1
AG[i, j]. (6.46)
Because AG is a 0-1 matrix, the lower bound becomes for N = 2
n:
ρ(AG) ≥ pt(n)
2n
. (6.47)
where pt(n) represents the number of permitted transitions in an n-bit wide bus. More-
over, the number of transitions gives also an upper bound for the spectrum of a 0-1 ma-
trix [175]:
ρ(AG) ≤ 1 +
√
2pt(n). (6.48)
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Tab. 6.4: Bit rate increasing factor for transition coding in an isolated bus
n 2 3 4 5 6 7 8 9 10 11 12
ζb(n, 5) 1 1 1 1 1 1 1 1 1 1 1
ζb(n, 4) 1 0.986 0.982 0.979 0.977 0.975 0.974 0.973 0.972 0.972 0.972
ζb(n, 3) 0.916 0.984 0.887 0.882 0.879 0.877 0.875 0.874 0.873 0.872 0.872
ζb(n, 2) 0.500 0.528 0.535 0.543 0.552 0.558 0.562 0.564 0.567 0.569 0.570
ζb(n, 1) 0 0 0 0 0 0 0 0 0 0 0
Nevertheless, the abovementioned upper bound is very loose especially for low and
medium bus widths. It can be easily shown that for a 0-1 adjacency matrix like AG the
following inequality holds:
ρ(AG) ≤
√
pt(n). (6.49)
Simply put, for a given number of edges the capacity of an unweighted graph is max-
imized if the number of vertices is minimized. Actually, for a fixed values of ones, the
highest spectrum of a 0-1 graph matrix is obtained when the ones are grouped and the
abovementioned limit is reached only if the square root of the transitions number is a nat-
ural number. Ineq. (6.48) is in general much looser than Ineq. (6.49). However, in the case
of extremely wide buses, the two upper bounds converge to the same value as shown
later. Furthermore, bounds for the spectra of adjacency matrices can be determined in
more general or particular cases like described in [23, 35, 47, 48, 49, 84, 102, 174].
Hence, in order to be able to determine the abovementioned bounds, one has to cal-
culate first the number of allowed transitions. As for state coding, pt(n) can be computed
in a recurrent manner. The delay class of a certain transitions is defined as the maximum
delay in all lines and the delay in one line is a function only of itself and the first-order
neighbors. So, in order to be able to find out the total number of permitted transitions
at step n + 1, the fundamental idea is to know the delay in line n + 1 and to determine
how the delay in line n is changed by adding one more bit. For this purpose, one needs
to know the number of permitted transitions of all possible types at step n. The transition
types at step n depend on the bit-level transitions in lines n − 1 and n. This means that
the generating or recurrence matrix Tk (k + 1 indicates the highest allowed delay class)
is a 16×16 matrix that indicates which allowed transition types can emerge at step n + 1
from each transition type at step n by adding one more line. The generating matrices are
thus easily computable non-symmetrical 0-1 matrices. As the recurrence is starting with
n = 2, there have to be defined some initial allowed transitions as the sum of the entries
in the generating matrix does not give the exact transition number. These initial allowed
transitions depend on the transitions in the first two bits and they differ for isolated or
non-isolated buses. These conditions translate into the fact that the transition matrix has
to be multiplied with a left and a right vector that indicate if transitions are prohibited
when n = 2. Consequently,
pt(n) = w
t
k,lT
n−2
k wk,r, (6.50)
140 CHAPTER 6 SIGNAL ENCODING FOR PERFORMANCE OPTIMIZATION
where wk,l and wk,r are the left and right vectors corresponding to the initial conditions,
respectively.
Let P be a matrix of eigenvectors of a given square matrix T and let D be a diagonal
matrix with the corresponding eigenvalues on the diagonal. The Eigendecomposition
Theorem [5] says that as long as P is a square matrix, T can be written as:
T = PDP−1. (6.51)
Furthermore, if T is symmetric, then the columns of P are orthogonal vectors. Thus,
pt(n) = w
t
k,lPkD
n−2
k P
−1
k wk,r
=
16∑
j=1
γ
k
[j] · λk[j]n−2, (6.52)
where:
γ
k
[j] =
16∑
i=1
wk,lPk[i, j] ·
16∑
i=1
wk,rP
−1
k [j, i], (6.53)
and λk, Dk, and Pk, represent the eigenvalue vector, the eigenvalue diagonal matrix, and
the eigenvector matrix, respectively. Therefore,
log2
(∑16
j=1 γk[j] · λk[j]n−2
)
n
− 1 ≤ ζb(n, k) ≤
log2
(∑16
j=1 γk[j] · λk[j]n−2
)
2n
. (6.54)
As a result of Eq. (6.47) and Eq. (6.54) the following lower and upper bounds for bit
rate reduction factor in very large buses are obtained:
log2 ρ(Tk)− 1 ≤ lim
n→∞
ζb(n, k) ≤ ρ(Tk)
2
. (6.55)
For k = 0, 4 the bounds are:
1 ≤ lim
n→∞
ζb(n, 4) ≤ 1,
0.96369 ≤ lim
n→∞
ζb(n, 3) ≤ 0.98184,
0.84549 ≤ lim
n→∞
ζb(n, 2) ≤ 0.92274, (6.56)
0.48353 ≤ lim
n→∞
ζb(n, 1) ≤ 0.74177,
0 ≤ lim
n→∞
ζb(n, 0) ≤ 0.5.
Nevertheless, for k = 0, the difference between the bounds is extreme and especially the
upper bound is very loose. The bounds are very close for k = 3, however with decreasing
allowed delay classes, the difference between the bounds increases. It is obvious that
ζs(n, 4) = 1, (∀)n ≥ 2 and limn→∞ ζs(n, 0) = 0. However, by employing the properties of
the bit rate reduction factor, the other bounds can be improved in order to obtain more
practical ones.
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Fig. 6.3: Bounds for bit rate reduction factor
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For a given bus width, the bit rate reduction factor is always greater or equal when
taking into account the bus margins than when ignoring them. Moreover, as previously
mentioned, ζb(n, k) is a continuously decreasing function of n but for k = 1 when the
margins are not ignored. In this case, ζb(n, k) is a strictly increasing function. Therefore,
every time the exact value of the bit rate reduction factor is calculated for a higher n, new
bounds are obtained. For instance, as the exact values of ζb(n, k) have been computed in
this work until n = 12, the practical bounds are for n ≥ 12:
0.96369 ≤ ζb(n, 3) ≤ 0.97189,
0.84549 ≤ ζb(n, 2) ≤ 0.87997,
0.57075 ≤ ζb(n, 1) ≤ 0.64274,
which are much closer than the previous ones. These practical bounds can be further
improved by computing the spectrum of the adjacency matrix for higher values of n.
6.3 Coding for Throughput andClassic Anti-Crosstalk Tech-
niques
Spacing and shielding are used in order to reduce the coupling transition activity and
thus crosstalk, delay, and power dissipation. Even though very simple, both spacing
and shielding belong to the generalized space of encoding schemes. In this section, sim-
ple coding schemes are described, analyzed, and combined with spacing and shielding,
i.e. lower level techniques.
6.3.1 Simple Coding Schemes for Throughput
In [86] and [175], Konstantakopoulos and Sotiriadis introduced the so-called differential
RLL(1,∞) – or simply D-RLL(1,∞) – coding scheme. The main idea is to employ the same
decorrelator proposed for reducing power consumption (see Chap. 5). That decorrelator
is actually reducing the two-dimensional problem of mapping the most probable tran-
sitions to the least power-hungry ones to the one-dimensional problem of reducing the
number of ones in the code words.
In the case of coding for performance, no bus line exhibits a delay belonging to a class
higher than ∆3, i.e. 1 + 2κ if every vector at the output of the static mapper does not
consists of successive ones. This rule defines the so-called RLL(1,∞) codes. Let Φn be the
set of possible codewords for bus width n. By employing the same methods used in the
previous section, it can be shown that the number of elements of Φn, is directly related to
the Fibonacci sequence:
|Φn| = Fn+2, (6.57)
where |Φn| represents the cardinality of the set Φn.
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Fig. 6.4: Differential RLL(1,∞) scheme [86, 175]
Thus, the bit rate reduction factor becomes:
ζb(n, 2) =
log2 Fn+2
n
−−−→
n→∞
log2 ϕ ≃ 0.69424, (6.58)
and ζb(n, 2) tends to the same value as for state coding even though for large buses, the
cardinality of the codeword alphabet of the RLL(1,∞) is smaller than in the case of the
state coding:
|Φn|
ps(n)
=
Fn+2
2Fn+1
−−−→
n→∞
ϕ
2
≃ 80.90%. (6.59)
The bit rate reduction factor can be computed also as the logarithm of the spectrum of the
generating matrix:
G =

 1 0 11 0 1
0 1 0

 . (6.60)
The eigenvalues of G are 0, ϕ, and 1− ϕ, that is ρ(G) = ϕ.
A very simple code avoiding ∆5 transitions can be constructed in a similar way by not
allowing the ”101” sequence (or the ”010” one) in any codeword of the alphabet. Thus, for
a switching line, only one first-order neighbor can toggle in the opposite direction while
the other aggressor remains quiet or switches in the same sense. The rule for constructing
the alphabet is to introduce at least two zeros between non-adjacent ones. This code does
not impose ones to be isolated in a codeword, so for this reason we call it the modified
run length limited coded, M-RLL(2,∞)2. The codec does not require the abovementioned
decorrelator-correlator structure.
The generating matrix of the code is:
G =


1 0 1 0
1 0 0 0
0 1 0 1
0 1 0 1

 . (6.61)
2Some authors refer to the RLL constraint as a constraint that applies only to the ones, while others refer
to the same constraint for both zeros and ones
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It can be shown that the eigenvalues are identical with those of the generating matrix
given in Eq. (6.28) and that the eigenvectors of the complex eigenvalues are complex
conjugated (see Eq. (6.35)). Thus, the cardinality of the alphabet for large buses becomes:
lim
n→∞
ζb(n, 3) ≃ 0.81137. (6.62)
Consequently, for very large buses the M-RLL(2,∞) is less performant than the D-RLL(1,∞).
For narrow buses nevertheless, due to its higher cardinality, M-RLL(2,∞) performs better
than D-RLL(1,∞) if the aspect ratio is low, that is in the range:
0.177 ≤ κ ≤ 0.319. (6.63)
6.3.2 Spacing and Shielding
As mentioned in Chap. 3, spacing (increased metal separation) and shielding are the most
common crosstalk reduction techniques. In the sequel, spacing and shielding are com-
pared without considering any form of coding and thus, the worst case delay class is
always ∆5. In the first line, inductive coupling is neglected.
If the bus width is increased by inserting r redundant bits, than with respect to the un-
shielded bus, the information rate remains unaltered, i.e. ζ
(sh)
b = 1, where ζ
(sh)
b represents
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Fig. 6.5: Total throughput increase factor for shielding in capacitively coupled buses
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the bit rate reduction factor. However, the speed increase factor for an uncoded shielded
bus must be redefined as follows:
ζ(sh)s (n, r) =
Cg,n
Cg,n+r
· 1 + 4κn
1 + 4κn+r
, (6.64)
where Cg,k and κk represent the ground capacitance and the capacitance factor for a k-bit
wide bus, respectively. Basically, there are two opposite forces: with increased spacing
(decreased spacing) Cg,k increases and Cc,k decreases. Nevertheless, as shown also in
Fig. 2.2 and Fig. 6.5 the increase rate of Cg,k is much less aggressive than the decrease in
Cc,k. In addition, shielding can be compared by considering it a coding technique applied
on a bus of the same width, i.e. n + r. Thus, if two inserted shields span at least three
signal lines, the highest allowed delay class remains ∆5 and no delay improvement is
achieved. Thus, ζb(n + r, 4) =
n
n+r
, and the total throughput increase rate is strictly less
than one. Consequently, spacing is in general a more effective technique than shielding
for reducing delay in capacitively coupled interconnects.
When inductive coupling is not negligible anymore, the condition for shielding to be
more efficient than spacing becomes:
1 + 4κn − 2α(1)k,L + η
1 + 4κn+r − 2α(1)k,Lsh + ηsh
>
Cg,n+r
Cg,n
, (6.65)
where α
(1)
k,Lsh
and ηsh are the first-order inductive coupling and the maximum cumulative
inductive coupling of the aggressors of order higher than two in the shielded bus, respec-
tively. It can be noticed that in comparison with the previous case, there are three decisive
parameters that have to be taken into account. In lines that exhibit a significant amount
of inductive coupling, shielding is employed in order to reduce the coupling. Therefore,
low-resistance ground and Vdd lines are inserted between signal lines in order to provide
closely spaced return paths [30, 37, 41, 70, 103, 117, 141, 176].
When the inductive coupling is of an important amount, the high values of η can be
dramatically reduced through shielding at the expense of a slightly higher α
(1)
k,L and an
increased κ. Consequently, in inductively-coupled lines, shielding generally performs
better than spacing [110].
The main disadvantage of spacing is that in order to obtain a convenient bus layout,
the data characteristics have to be known at design time. If those statistics change sig-
nificantly at run-time, spacing has limited applicability. However, shielding is required
to minimize inductive crosstalk irrespective to data statistics. Additionally, active shield-
ing [78, 79] is an even more versatile scheme that can be combined with coding.
6.3.3 Combining Coding with Spacing
Spacing and shielding can be regarded as simple or more “primitive” coding schemes
that try to reduce crosstalk effects like delay and power consumption. On the one hand,
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Tab. 6.5: Combining coding and spacing (n = 8, k = 1, 4, m = 2, 8)
m ∆2 ∆3 ∆4 ∆5
2 1.6515 1.7634 1.7259 1.6900
3 2.2890 2.3740 2.3143 2.1720
4 2.7307 2.7328 2.4885 2.2003
5 2.9917 2.7515 2.3448 1.9747
6 2.9974 2.5177 2.0357 1.6569
7 2.7362 2.1335 1.6616 1.3227
8 2.2710 1.6763 1.2737 1
increasing line spacing implies a reduction in bit rate per cycle and can be regarded as a
serialization of the data transmission, and on the other hand, shielding is equivalent to in-
troducing redundancy at a constant total bit rate. Moreover, coding can be combined with
lower level techniques like shielding and/or spacing in order to achieve even a higher to-
tal throughput increase rate. In the following, the suitability of combining spacing with
coding is analyzed.
Let n, k, and m denote the initial bus width, the maximum allowed delay class, and
the resulting bus width, respectively. Thus, the bit reduction rate and the speed increase
factor can be defined in a more general fashion:
ζb(n, k,m)
def
=
m
n
· ζb(m, k) and (6.66)
ζs(n, k,m)
def
=
Cg,n + 4Cc,n
Cg,m + kCc,m
=
Cg,n
Cg,m
· 1 + 4κn
1 + kκm
=
Cg,n
Cg,m
· 1 + 4κn
1 + 4κm
· ζs(m, k), (6.67)
where
ζb(n, k)
def
= ζb(n, k, n), and (6.68)
ζs(n, k)
def
= ζs(n, k, n). (6.69)
Thus, the total throughput increase rate becomes:
ζt(n, k,m) =
m
n
· Cg,n
Cg,m
· 1 + 4κn
1 + 4κm
· ζt(m, k). (6.70)
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Fig. 6.6: Combining coding and spacing. Total throughput increase factor
If the bus width is fixed, the total throughput increase rate can be written as:
ζt(n, k)
def
= ζt(n, k, n). (6.71)
Tab. 6.5 and Tab. 6.6 illustrate the theoretical total throughput increase rate for several
hybrid schemes consisting of coding and spacing when applied on an eight-bit wide bus
with t = 1.2 µm, w = 0.4 µm, and h = 0.6 µm. It can be observed that for the described bus
geometry, coding (the last row) performs theoretically slightly better than pure spacing
(last column).
Nevertheless, when combining coding and spacing the maximum achievable through-
put increase rate augments by more than 30 %. It is to be noticed that finding the best
spacing is equivalent to finding the optimal compromise between serial and parallel data
transmission. Basically, for every fixed k, the goal is to find the m that maximizes the
achievable total throughput increase rate.
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6.4 Simultaneous Power and Performance Optimization
As shown in the previous chapters and sections, coding can be employed in order to im-
prove performance and power consumption. However, encoding schemes can be com-
bined and enhanced for simultaneously optimizing performance and power. This section
discusses theoretical aspects related to simultaneous power and performance improve-
ment and illustrates ways to construct hybrid schemes.
6.4.1 Relating Delay and Transition Activity
In [175], it has been shown that the average line delay, δm, is directly proportional to the
average dissipated energy per line. In terms of equivalent transition activity, the average
delay in an N -bit wide bus is:
δm = E[δi] = lim
n→∞
1
n
N∑
i=1
δi
= lim
n→∞
τ0
n
N∑
i=1
∆bi
[
(1 + 2κ)∆bi − κ(∆bi+1 +∆bi−1)
]
= τ0 · lim
n→∞
[
1
n
N∑
i=1
∆b2i +
κ
n
N∑
i=1
∆bi(2∆bi −∆bi+1 −∆bi−1)
]
. (6.72)
Let teq,m be the mean equivalent transition activity:
teq,m = E[teq,i] = lim
n→∞
1
n
N∑
i=1
teq,i, (6.73)
where teq,i is the equivalent transition activity in line i. It can be easily shown that:
δm = 2τ0teq,i. (6.74)
The average line delay is thus directly proportional to the equivalent transition activity.
An immediate observation is that by reducing the mean delay, the transition activity
is also decreased and vice-versa. Nonetheless, reducing the mean delay is not necessar-
ily equivalent to a decrease of the worst case delay. On the contrary, as indicated later
in Sec. 6.4.3, power consumption can be dramatically decreased by spacing lines with
small coupling activity very close to one another and those with a high activity as distant
a possible. However, during this process the effects on the worst case delay are ignored.
Therefore, in order to optimize delay and power simultaneously or to manage perfor-
mance versus power, constraints for the worst case delay are required. One can optimize
power consumption under those constraints or other figure of merits like the power-delay
product (PDP).
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6.4.2 Optimizing Delay and Self Transition Activity
Konstantakopoulos developed in [86] a scheme that implements a version of the afore-
mentioned D-RLL(1,∞) code. A 4-bit wide bus is extended to 6 bits and the encoder maps
the input data to symbols that do not have adjacent bits equal to one. Thus, the highest
allowed delay class is ∆3. It is to be noticed that as discussed in Sec. 6.3.3, the effectivity
of such an implementation that expands the bus depends on the resulting increased bus
aspect ratio. The scheme is efficient only if:
Cg,4
Cg,6
· 1 + 4κ4
1 + 2κ6
≥ 1. (6.75)
The goal was to design an encoder consisting out of as few as possible gates. For
this purpose, one input bit has been hardwired directly to an output one. This requires
the use of at least four symbols of weight three. Nevertheless, the encoder can also be
designed to minimize the self activity on the bus, i.e. for reducing the mean symbol
weight [15, 143, 144]. Tab. 6.6 illustrates one of the many possible implementations of
a codec characterized by codewords with weights not larger than two.
The total self transition activity depends on the statistical data characteristics. For
simplicity, uniformly distributed data is considered. Thus, the mean symbol weight is
reduced from 1.75 to 1.5. This corresponds to an improvement of about 14.28 % in total
self activity with respect to the scheme developed in [86].
Tab. 6.6: D-RLL(1,∞) implementation for minimal self transition activity
bin,3 bin,2 bin,1 bin,0 bout,5 bout,4 bout,3 bout,2 bout,1 bout,0
0 0 0 0 0 0 0 0 0 0
0 0 0 1 0 0 0 0 0 1
0 0 1 0 0 0 0 0 1 0
0 0 1 1 0 1 0 0 0 0
0 1 0 0 0 0 0 1 0 0
0 1 0 1 0 0 0 1 0 1
0 1 1 0 1 0 0 0 0 1
0 1 1 1 1 0 0 0 0 0
1 0 0 0 0 0 1 0 0 0
1 0 0 1 0 0 1 0 0 1
1 0 1 0 0 0 1 0 1 0
1 0 1 1 1 0 0 0 1 0
1 1 0 0 1 0 0 1 0 0
1 1 0 1 0 1 0 1 0 0
1 1 1 0 0 1 0 0 1 0
1 1 1 1 1 0 1 0 0 0
150 CHAPTER 6 SIGNAL ENCODING FOR PERFORMANCE OPTIMIZATION
6.4.3 Optimizing Delay and Total Transition Activity
The scheme developed for the D-RLL(1,∞) code could also be improved to additionally
reduce the coupling transition activity or the total equivalent coupling activity. The prob-
lem formulation is to find for an n-bit wide bus the so-called power optimal mapping
function (code) ΨC among all mapping functions such that the average energy consump-
tion is minimized. The average energy consumption, Em, is defined for a code ΨC as
follows:
Em =
n∑
i=1
n∑
j=1
p(bi, bj)·E
(
ΨC(bi),ΨC(bj)
)
(6.76)
where p(bi, bj) represents the transition probability from bi to bj , and E
(
ΨC(bi),ΨC(bj)) is
the energy associated to the toggling from ΨC(bi) to ΨC(bj).
For constant bit rate per symbol in an n-bit wide bus, the cardinality of a D-RLL(1,∞)
alphabet is Fm+2, where log2 Fm+2 ≥ n. Therefore, the total number of possible mapping
functions is given by:
P2
n
Fm+2
=
Fm+2!
(Fm+2 − 2n)! = 2
n! ·
(
Fm+2
2n
)
(6.77)
where Pkn =
n!
(n−k)! and represents the number of permutations of n different things taken
k at a time. For n = 8, the first Fibonacci number greater than 28=256 is F14=377. Thus,
m = 12 and the total number of possible codes is P256377 =
377!
121!
. Consequently, it is virtually
impossible to search for the best code in an exhaustive manner even for narrow buses.
Another efficient way to reduce power consumption in a bus when the data statistics
are known a priori to the design is asymmetrical spacing. In this way, neighboring lines
exhibiting a high coupling activity are more widely spaced than those with a low coupling
activity. Actually, asymmetrical spacing is a technique that trades power for performance
by finding the set of spacings si,i+1 for i = 1, n− 1 that minimizes the weighted coupling
transition activity, TCw:
TCw =
n−1∑
i=1
tc(i, i+1)·κ(i, i+1) =
n−1∑
i=1
tc(i, i+1)·κ(si,i+1) with (6.78)
n−1∑
i=1
si,i+1 = constant (6.79)
Tab. 6.7 shows the optimal spacings calculated with a branch-and-bound algorithm
for a synthetic 8-bit signal with µ=0, σn=0.19531, and ρ=0.930. Thickness, height, and
width have been set to 1.2 µm, 0.6 µm, and 0.4 µm, respectively. The minimum permitted
spacing has been varied between 0.02 µm and 0.018 µm. It can be observed that while the
power consumption decreases at a significant rate, the bus aspect factor increases much
more rapidly for this type of bus geometry and coupling activity.
Asymmetrical spacing can achieve a significant reduction of the total transition ac-
tivity, however at the expense of an important performance loss. Contrary to coding
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Tab. 6.7: Normalized power and κ for different minimum spacings
smin [µm] Norm. Power κmax s1,2 s2,3 s3,4 s4,5 s5,6 s6,7 s7,8
0.18 93.94 % 4.59 0.220 0.220 0.210 0.200 0.180 0.180 0.190
0.16 88.20 % 5.43 0.230 0.230 0.230 0.220 0.160 0.160 0.170
0.14 64.86 % 6.55 0.240 0.240 0.240 0.220 0.160 0.140 0.160
0.12 80.14 % 8.09 0.280 0.280 0.220 0.220 0.160 0.120 0.120
0.10 76.80 % 10.27 0.280 0.280 0.220 0.220 0.200 0.100 0.100
0.08 72.83 % 13.60 0.280 0.280 0.240 0.240 0.200 0.080 0.080
0.06 70.80 % 19.17 0.275 0.275 0.275 0.260 0.185 0.060 0.070
0.04 69.67 % 21.19 0.275 0.275 0.275 0.265 0.190 0.065 0.055
0.02 68.42 % 30.22 0.280 0.280 0.280 0.260 0.200 0.060 0.040
which can be employed at run-time, this technique is applicable only at design time if
the data statistics are known a priori. At run-time, instead of asymmetrical spacing, one
can implement an active shielding scheme whenever the bus width is greater than the
number of bits required for data representation. For instance, one bus line remains un-
used when a 7-bit wide signal is mapped on an 8-bit fixed wide bus. In order to reduce
power consumption, the unused bit should be mapped between the bits exhibiting the
highest coupling activity. The effectiveness of the shielding depends actually on the exact
coupling activity.
Tab. 6.8 shows the coupling activity in the case of non-isolated non-shielded and qui-
etly shielded 2-bit uncorrelated and uniformly distributed data. It can be easily shown
that the coupling activity with a shield inserted between the two signal lines is equal to
the self activity and thus, Tc=0.5 in both cases. Consequently, for uncorrelated uniformly
distributed 2-bit data the quiet shield does not bring along any advantage. In order to re-
duce the coupling activity between b0 and b1, the following coding function that expands
a bus from n to n+1 bits can be defined:
ΨC([bn−1, bn−2, . . . , b0]) = [bn−1, bn−2, . . . , b1, bsh, b0], (6.80)
where the shielding line is computed as:
bsh = b
+
0 b
+
1 (b
−
0 b
−
1 + b
−
0 b
−
1 ) = b
+
0 b
+
1 (b
−
0 ⊕ b−1 ). (6.81)
Tab. 6.8: Bit coupling activity for unshielded and shielded 2-bit data
00 01 10 11
00 0 1 1 0
01 0 0 2 0
10 0 2 0 0
11 0 1 1 0
00 01 10 11
00 0 1 1 2
01 0 0 1 1
10 0 1 0 1
11 0 0 0 0
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100 101
111
000
001
Fig. 6.7: Markov process describing the coupling activity in a shielded 2-bit bus
The transitions in the bits b1, bsh, and b0 are equivalent to the stochastic process repre-
sented in Fig. 6.7. The edges have equal probability and therefore, the associated stochas-
tic matrix is:
P =
1
4
·AG = 1
4
·


1 1 1 0 1
1 1 1 1 0
1 1 1 1 0
1 1 1 1 0
1 1 1 0 1

 , (6.82)
and the state probability vector (the fixed vector of P – see App. B) is:
w =
1
12
·[ 3 3 3 2 1 ]t. (6.83)
Thus, the resulting coupling activity is Tc = 3/8. The cost for the reduction in coupling
activity is a small self transition activity in the shielding line, i.e. ts,sh=1/16.
When combining coding for performance and coding for power into a single scheme,
one has to apply first the coding for speed. After the highest tolerated delay class is de-
fined, the redundancy can be used for further reducing the transition activity if possible.
As previously shown, coupling activity can also be traded for self activity.
If the entropy of the uncoded signal is less than 2n
3
, where n is the bus width, a ver-
sion of the M-RLL(2,∞) scheme can be implemented by inserting an active shield at least
after each pair of signal bits. The shielding line is defined exactly as in Eq. (6.81). If the
entropy is less than n
2
, then each signal bit can be doubled by a shielding line and a very
simple version of the D-RLL(1,∞) scheme can be implemented. Further, if the entropy is
even smaller than n
3
, the highest delay class that must be allowed is ∆2 as for each sig-
nal bit two redundant ones can be used. All these schemes are very effective to be used
in combination with wire splitting, because during this process for each signal line, at
least one split is added, which results in a redundancy that can be efficiently exploited as
previously described.
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6.5 Summary
Coding can be used not only for reducing power consumption but also to improve the
throughput of a bus. Basically, worst case transitions are eliminated in order to speed up
the bus. There are two ways to encode a bus: state coding, in which states involved in
high-delay transitions are prohibited; and transition coding, where only the worst case
transitions are not permitted.
First, benefits and shortcomings of both coding types have been highlighted. The
developed pattern-dependent delay (ELD) model has been employed to show how the
delay classes identified in capacitively coupled buses evolve with growing inductive ef-
fects. One essential contribution of this chapter is the computation of limits and bounds
for both state and transition coding. In addition, limits for the bus aspect factor have been
calculated in order to be able to assess the effectiveness of the encoding schemes. That
following, simple coding schemes for throughput improvement are developed and eval-
uated. Moreover, the pattern-dependent delay model has been used also for assessing the
effectivity of spacing and shielding. The delay model is well suited for choosing among
the best anti-crosstalk and delay-improving techniques.
Furthermore, it has been shown how signal encoding can simultaneously improve
performance and power. The mean delay has been related to the average dynamic power
consumption and it has been highlighted that reducing the mean delay is not necessarily
correlated to decreasing the transition activity. Nonetheless, it has been shown that in
the case of differential schemes like D-RLL(1,∞), self activity can be easily reduced by
assigning the codewords with minimum weight to those with the highest probability of
appearance. Finally, the generalized power macromodel has been used for developing a
spacing-based design-time coding and an active-shielding-like run-time coding for delay
and total transition activity optimization. The combination of coding with lower level
techniques like spacing and (active) shielding represent an important contribution of this
work.
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The highly competitive environment in current integrated circuit design poses a tremen-
dous pressure on the employed design flows, as even small and apparently insignificant
variations in the quality of one flow or another can make the difference between success
and failure [24]. However, it is actually impossible to clearly quantify the efficiency of
any flow mainly because finding a metric for design technology is a rather intractable
issue. The vast majority of design problems implicate the determination of the optimal
trade-off among a multitude of design parameters and metrics like design costs, time-
to-market, performance, power consumption, or architectural flexibility. As also pointed
out in [24], in order to successfully cope with augmenting system complexity and design
costs, stringent time-to-market requirements, as well as with upcoming tricky VDSM ef-
fects, breakthroughs via new algorithmic approaches usually manifested in tools have to
be accompanied by basic changes in design problem formulations.
In very deep sub-micron technologies, interconnects become the dominant factor in
performance, complexity, and power consumption [30, 37, 113, 164, 191]. Given this in-
creasingly dominant importance of interconnects, design flows have to be adapted to
accommodate interconnect analysis, synthesis, and optimization methods at every level
of abstraction, especially at higher ones. The envisaged emphasis on interconnects re-
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quires the integration of both new, specific algorithms and tools, and fundamentally new
methodologies and associated tool flows. The necessity of addressing interconnect (and
buffer planning) at early stages of the design flow has been already highlighted in the
literature. For instance, Cong presented in [32] an interconnect-centric design flow for
nanometer technologies (see Chap. 3).
The objective of this chapter is twofold. First, the importance of tackling the inter-
connect design issue during the very early stages of the design flow is highlighted. In
this context, a simultaneous placement and buffer planning method for reduction of
power consumption in interconnects and repeaters is developed. Furthermore, coding
for throughput is appended to the developed algorithm in order to show the effective-
ness of combining coding with lower level techniques – in this case buffer planning. The
technique shows the significant optimization opportunities in terms of both performance
and power consumption available during the early design phases. Secondly, a scheme for
an interconnect-oriented design flow is discussed that allows a practical and seamless in-
tegration of macromodels and signal encoding schemes like those introduced throughout
this thesis.
7.1 High-Level Optimization of Buffered Interconnects
Buffer insertion is a very effective and probably the most popular method to reduce in-
terconnect delay and lately also crosstalk, by breaking long wires into shorter ones and
inserting signal repeating gates. Since controlling power dissipation and density is be-
coming in many ways more daunting than timing closure [24], the importance of estimat-
ing and optimizing power consumption at early design stages is steadily increasing.
Traditionally, the inserted buffers barely influenced the total area and power consump-
tion of a system. However, repeaters are reported to become a problem at both chip- and
block-level [165]. The percentage of total (local and global) repeaters in a design is pro-
jected to reach 35% by the 45 nm technology node and even 70% by the 32 nm node. This
means that buffers will eventually be responsible for the majority of the die area and total
static power consumption (leakage-induced). The dynamic component of power con-
sumption will be primarily determined by the total interconnect structure, i.e. switching
capacitances of wires and repeaters. Such an explosion in repeater number would finally
have a profound impact on the design flow. Consequently, issues like minimizing area
and power consumption in buffered interconnects need to be tackled when the largest
optimization opportunities are available, that is at the very early stages of the design
flow [24, 30, 32, 165].
Cong showed that early interconnect planning has a tremendous impact on the fi-
nal results [32]. Later, Ma et al. proposed in [106] to integrate buffer planning into a
Simulated-Annealing-based floorplanning. However, the main goal in that work was to
address buffer allocation early in the design flow from the perspective of performance
and routing congestion. The method developed in this thesis is an extension of a classical
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placement algorithm based on Simulated Annealing in order to include power-optimized
interconnect and global buffer planning. The placement algorithm has been merged with
van Ginneken’s buffer insertion algorithm, A-Tree construction, and moment-based delay
computation in RC trees.
7.1.1 Placement, Routing, and Buffer Insertion
Placement is the process of arranging the circuit components on a layout surface. Given
a collection of cells or modules with ports, the dimensions of these cells, and a collection
of nets, the process of placement consists of finding suitable physical locations for each
cell on the entire layout. By suitable it is meant that given objective functions are to be
optimized [54, 159].
Traditionally, routing information have been omitted from the symbolic placement.
However, from a symbolic placement, it is possible to get an estimate of the routing re-
quirements or the power consumed in the routing structure. In order to improve the
efficiency of placement and routing, the two steps are usually performed iteratively, es-
pecially because they influence one another significantly. The complexity of the itera-
tion loop is determined by the trade-off between time efficiency and solution optimality.
During placement, several simple metrics can be used for estimating the impact of place-
ment on routing, for instance the half-perimeter (HP) or the total tree-wirelength [54,159].
Simulated Annealing (SA) is one the most well developed and often employed iterative
technique for solving several combinatorial optimization problems [84]. This adaptive
heuristic has been widely used for partitioning, floorplanning, placement, etc. Its main
advantage is that the cost function can be easily enhanced, and based on the obtained
results the various weighting coefficients can also be adapted.
The main objective when constructing an interconnect tree is to search for the short-
est path which connects all nodes. This formulation is also called the Steiner-tree prob-
lem [54, 159, 170]. However, the minimal Steiner-tree is not necessarily optimal with re-
spect to the required arrival time (RAT). Therefore, an efficient algorithm tries to minimize
the resulted delay during the tree construction. In order to simplify the computation of
the delay associated to a gate and the corresponding interconnect, a two-step approxima-
tion is usually employed [26]. The total stage delay is the sum of gate and interconnect
delay separately. To capture the delay by means of a simple empirical model, the RC load
is replaced by an effective capacitance, Ceff , that accurately characterizes the interconnect
delay [36, 140]. Once the gate output transition time is calculated, the output waveform
is approximated with a ramp, which is afterwards used to determine the interconnect
delay [26]. It is to be noticed, that during this design phase, topology, physical hierar-
chy, wire sizing, spacing or splitting are not known. For this reason and also in order to
limit the complexity, more simple and thus less accurate design metrics are employed. In
this case, delay estimators based on the first one (Elmore) or two moments (D2M) can be
applied.
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Fig. 7.1: SERT Algorithm
The SERT-Algorithm (Steiner Elmore Routing Tree) proposed in [19] is connecting
only two nodes at a time. As shown in Fig. 7.1, the algorithm chooses at each step
the sink with the smallest maximum delay (for instance the Elmore delay) in the cur-
rent tree. Existing connections can be thereby deleted and so-called Steiner nodes are
inserted. Another very efficient tree construction algorithm is the so-called A-Tree algo-
rithm [34, 131, 148]. A rectangular Steiner-tree is an A-Tree if each path connecting a sink
to the source represents the shortest path. Thus, an A-Tree guarantees at the expense of
a larger total interconnect length smaller arrival times. As illustrated in Fig. 7.2, the idea
behind the method is to merge sub-trees with the largest common minimal distance to
the source. The two methods have been compared in [30] and it has been observed that
A-Tree generally outperforms SERT.
As previously mentioned, buffer insertion is one of the most popular and effective
techniques to achieve timing closure. In [195], van Ginneken introduced an algorithm
which determines the optimal positions to insert buffers in RC trees. This algorithm laid
the fundament for a significant amount of subsequent buffer insertion methods.
Fig. 7.2: A-Tree Algorithm
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Fig. 7.3: Options in van Ginneken’s Algorithm
The input of the algorithm is a net with one source and at least one sink. All pins have
to be already connected through a Steiner-tree. Moreover, the possible buffer positions in
the net have to be known too. The main idea of the algorithm is to compute for each pos-
sible buffer position the RAT-capacitance pair. The complexity of the problem is reduced
by splitting it into smaller sub-problems (divide et impera) and by combining the obtained
solutions. All calculations are performed from the tree bottom towards the source. The
buffer insertion algorithm also requires that slight layout modifications are allowed, such
that buffers can also be integrated in existing modules.
In addition, the following parameters have to be known: source output resistance, rout ,
input capacitance of the sinks, ci, the latest possible arrival time for each sink, qi. The de-
lay computation employs the aforementioned Elmore formula. The algorithm computes
in a sub-tree Ti for each possible buffer position an option, i.e. the pair RAT-capacitance,
(q(Ti), c(Ti)). Fig. 7.3 shows such an option for node i. The option includes a buffer that
has already been inserted in node c. Therefore, the only visible nodes in i are c and d.
However, the algorithm had already computed the required arrival time for the buffer
during the previous step. Thus, the buffer is equivalent to any other sink with the corre-
sponding input capacitance.
Since van Ginneken’s seminal paper, an important amount of modifications to the
original algorithm have been proposed. For instance, Lillis et al. proposed in [97] si-
multaneous buffer insertion/sizing and wire sizing (BISWS) for delay optimization in a
given Steiner-tree, Chu and Wong derived in [31] elegant closed form solutions to Wire
Sizing (WS), simultaneous BISWS, and simultaneous BISWS for a fixed number of buffers
(BISWS-m), only to cite a few. In the last years, the issue of power optimal buffer insertion
has also been addressed (see [96] for a brief overview).
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Fig. 7.4: Pi-model
With increasing interconnect density, wire resistance cannot be neglected anymore and
the phenomenon of resistive shielding has to be taken into consideration. This means that
because of the significant resistance at the driver output, only a portion of the total net
capacitance is actually seen. Rather than analyzing the entire interconnect structure to
calculate the average current that flows in at each step, one can employ a reduced-order
driving point model [26, 76, 130, 140, 164]. This can be accurately achieved with a simple
Pi-model like in Fig. 7.4.
Let Y (s) =
∑
yns
n be the driving point admittance function of the gate load, where yi
is the i-th moment of Y (s). By matching the moments up to the third order, the Pi-circuit
parameters can be calculated as follows: Cf=
y2
2
y3
, Cn=y1− y
2
2
y3
, and Rpi=−y
2
3
y3
2
. Further, the
effective capacitance is calculated as Ceff =Cn+ βCf , where 0<β<1. The factor β can be
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Fig. 7.5: Two merging cases for Pi-model calculation (after [3])
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CALCPI(e, pid = (Cdn, R
d
pi, C
d
f ))
1 yd1 = C
d
n + C
d
f ; y
d
2 = −Rdpi(Cdf )2;
2 yd3 = (R
d
pi)
2(Cdf )
3;
3 y1 = y
d
1 + Ce;
4 y2 = y
d
2 −Re[(yd1)2 + Ceyd1 + (C2e/3)];
5 y3 = y
d
3 −Re[2yd1yd2 + Ceyd2 ] +R2e[(yd1)3 + 43C2eyd1 + 215C3e ];
6 return pi = (y1 − (y22/y3),−y23/y32 , y22/y3);
Listing 7.1: Pi-circuit calculation in the first case [3]
iteratively computed at run-time or precomputed and saved in a look-up table or a data
base [26,164]. By employing the effective capacitance instead of the total net capacitance,
the obtained delays are smaller and thus much closer to reality.
In order to achieve accurate delay computations, the set of methods introduced by
Alpert et al. in [3] have been applied. The methods allow to perform the computations
starting from the tree leaves, which makes it compatible to the van Ginneken algorithm.
The delay estimation in a Steiner-tree based on the Pi-model is used for calculating both
Ceff and higher-order moments. As shown in Fig. 7.5, two different cases need to be taken
C  ,e eR
A
a)
B
C
CfC /2e
eRA B D
c)
Rp
n eC =C /2+C’n
C /2eC /2e
eRA B
C’n Cf
Rp
b)
D
Fig. 7.6: Computation of moments (after [3])
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CALCPI(pil = (Cln, R
l
pi, C
l
f ), pi
r = (Crn, R
r
pi, C
r
f ))
1 yl1 = C
l
n + C
l
f ; y
r
1 = C
r
n + C
r
f ;
2 yl2 = −Rlpi(Clf )2; yr2 = −Rrpi(Crf )2;
3 yl3 = (R
l
pi)
2(Clf )
3; yr3 = (R
r
pi)
2(Crf )
3;
4 y1 = y
l
1 + y
r
1; y2 = y
l
2 + y
r
2; y3 = y
l
3 + y
r
3;
5 return pi = (y1 − (y22/y3),−y23/y32 , y22/y3);
Listing 7.2: Pi-circuit calculation in the second case [3].
into consideration. In the first case, an existing Pi-model is merged with a wire segment
e, while in the second one, two Pi-circuits are merged together. The two functions are
explained in detail in [3] and are given in Listings 7.1 and 7.2, respectively. With these
two functions, it is possible to compute for each buffer position a Pi-model, and thus the
effective capacitance.
In order to compute higher-order moments, an algorithm is required in which the
computations start from the leaves. Fig. 7.6 shows a sub-tree with the source in B which
is to be merged with a wire segment. The moments for the BC path, mBC1 to m
BC
i , are
already computed. The required moments can be then calculated as follows (see [3]):
mABi = −Re{mABi−1Cn +mADi−1Cf} (7.1)
mADi = m
AB
i −mADi−1RpiCf (7.2)
where mAB0 = m
AD
0 = 1. The moments for the complete AC path can be afterwards
determined by moment multiplication:
mACi =
i∑
j=0
mABj m
BC
i−j. (7.3)
As shown in Chap. 4, there are several techniques that estimate the delay based on the
first few moments. At this stage, there is no information available regarding physical hier-
archy, interconnect topology, wire sizing, wire splitting, and therefore simple estimation
delay models mostly based on worst-case methods have to be used. Because it is neces-
sary to employ a delay estimator that is more accurate and yet not much more complex
than the Elmore model, the D2M metric is used.
7.1.2 Simultaneous Placement and Buffer Planning
The objective of this section is to show that by considering repeater planning and coding
early in the design flow, design engineers can achieve significant reduction of both dy-
namic and static power consumption in buffered interconnects. For this purpose, we have
selected Simulated Annealing as placement algorithm mainly due to its easy-to-extend
cost function. Thus, straightforward evaluations of different solutions can be performed.
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Simply put, the fundamental idea of the employed method is to evaluate power met-
rics at every new solution generated during the placement procedure. For this purpose,
the developed method computes for each new layout a total cost function consisting of
the following weighted partial sub-costs: area, overlap, wirelength (half-perimeter), tree
wirelength, buffer numbers, total interconnect capacitance, and required arrival time.
Consequently, the method requires the construction of the buffered trees. Due to the fact
that both buffer option computation and tree construction are performed in a bottom-up
manner, they can be performed simultaneously which results in a time-efficient solution.
In the sequel, we discuss the combination of the A-Tree algorithm with a modified van
Ginneken algorithm and the eventual incorporation into placement.
The input of the A-Tree algorithm is a net together with a set of ports. The first port
is always the source that determines the coordinate system. In order to achieve realistic
results, the algorithm has been extended to all four quadrants of the coordinate system.
The quadrants are treated separately and thus for each quadrant a sub-tree is obtained.
When merging two sub-trees Tu and Tw, the nodes u and w and a potentially new Steiner
node are passed to a method which immediately computes the buffer options. Because
of the concomitant buffer option calculation and Steiner-tree construction, the algorithm
had to be slightly modified.
As the goal is the minimization of power consumption in buffered interconnects,
power must be estimated by means of metrics that can be computed during placement.
On the one hand, the static component of power consumption depends on the supply
voltage and the sum of the leakage currents. The total leakage current in buffered inter-
connects is proportional to the total area required by the planned repeaters. For reasons of
restricting the computational complexity, identical buffers have been considered, which
means that in the current scenario, the total number of buffers gives a good estimate of
the total static power consumption. On the other hand, the dynamic component depends
on the mean transition activity factor, the operating frequency, the square of the supply
voltage, and the total switching capacitance. It is to be noticed that short-circuit currents
are not considered, due to the fact that this component of dynamic power consumption
is negligible in optimized interconnect structures [9, 52]. Considering that the supply
voltage and the operating frequency are fixed and that the transition activity is given, in
order to estimate the total dynamic power consumption in the buffered interconnects, the
total switching capacitance must be approximated. This can be done by integrating the
capacitance computation in the van Ginneken algorithm. Therefore, the total capacitance
ctot(Ti) is carried together with the buffer options. Thus, an option Zi becomes:
Zi =
(
q(Ti), c(Ti), ctot(Ti)
)
. (7.4)
When merging two options, the corresponding total capacitances are added and by adding
a buffer, the total capacitance augments by the buffer capacitance, cbtot .
When determining the buffer positions in the case of the A-Tree algorithm, one has to
differentiate between two cases. In contrast to Fig. 7.7 b), Fig. 7.7 a), shows two nodes
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Fig. 7.7: Construction of a Steiner tree with buffer options
that are connected through an additional Steiner node. The Steiner node has thereby in
the newly generated tree the minimal distance to the source. In the latter case, the three
nodes are passed to the method riseOptions(parent,child1,child2), where the Steiner node
represents the parent. Afterwards, this method computes a buffer option for the parent
node.
The calculation of the wire delay is also performed in a different manner. The applied
algorithm cannot presuppose a completely constructed tree like in the original algorithm.
Instead, the computation of interconnect delay from child1 to parent and from child2 to
parent is performed at the very beginning of the riseOptions() method. Additionally, the
resulted total capacitance has to be passed further. The moment-based delay computa-
tions previously presented start from the leaf nodes and the calculation of the Pi-model,
moments, and Ceff can be therefore seamlessly integrated into the van Ginneken algo-
rithm. The extended buffer insertion algorithm that has been integrated into placement
is given in Listing 7.3.
In order to assess the effectiveness of the proposed method, several technology-related
parameters had to be determined. For this purpose, a set of SPICE simulations with
double-inverter buffers for a projected 65 nm technology node have been carried out.
The employed transistor models have been taken from BSIM41 [40] and the interconnect
resistances and capacitances for typical wire values in a 65 nm technology have been
calculated with the formulas presented in Chap. 2. In order to achieve smaller buffer
input capacitances and output resistances, the second (output) inverter has been designed
to be three times larger than the first (input) one [6, 141]. The rise time has been set to
tr=100 ps. Moreover, several sets of 50 and 100 blocks with a total added layout area
of 0.25 mm2 have been considered. Following a bivariate Gaussian distribution, the area
and the aspect ratio of each module have been varied between 400µ m2 and 3100µ m2, and
from 0.4 to 1 respectively. Moreover, the number of nets per sink has also been varied.
Thus, the influence of the net size can also be analyzed.
Simulations have shown that it is of utmost importance to include the HP estimation
into the algorithm. Otherwise, the developed placement algorithm does not manage to
1Berkeley Short-channel IGFET (Insulated-Gate Field-Effect Transistor) Model
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RISEOPTIONS(parent, child)
1 /*Wire Delay Calculation*/
2 Zp ← GETOPTIONS(parent);
3 Zc ← GETOPTIONS(child);
4 for z ∈ Z
5 do pi ← GETPI();
6 M ← GETMOMENTS(child);
7 form ∈M
8 dom← CALCMOMENT(pi,m);
9 pi = CALCPI(e, pi, );
10 Zc ← Zc ∪ (qmz in, cz + ce, ctot + ce, pi,M);
11
12 /*Computation of Options without Buffer*/
13 i← 1; j ← 1;
14 while i ≤ |Zc| and j ≤ |Zp|
15 do (ql, cl, ctotp , pip,Mp) = Zp;
16 (qr, cr, ctotc , pic,Mc) = Zc;
17 pi ← CALCPI(pip, pic, );
18 Z ← Z ∪ {(min(qp, qc), cl + cr, ctotp + ctotc , pi,Mp +Mc};
19 if ql ≤ qr
20 then i← i+ 1;
21
22 if qr ≤ ql
23 then j ← j + 1;
24
25 /*Insertion of Buffer Option*/
26 find (q, c, ctot, pi,M) ∈ Z
27 ceff ← CALCCEFF(pi)
28 qb = q −Dbuf (b, ceff ); is max
29 Z ← Z ∪ (qb, cb, ctot + 4cb, pib,Mb);
30
31 parent← SETOPTIONS(Z);
Listing 7.3: Buffer option calculation with accurate delay computation.
bring modules of the same net in a closed neighborhood. Further, when too many buffers,
are inserted the total capacitance increases dramatically. Therefore, in order to achieve
good results, the parameter weights of the cost function have to be chosen in a balanced
manner. Actually, in order to choose suitable values for the weights, an initial plain area-
oriented placement is performed.
The results are illustrated in the following tables. The rows show the obtained dif-
ference in area, half-perimeter, total tree length, total interconnect capacitance (including
the input capacitances of the buffers), the required arrival time, and the number of in-
serted repeaters. As previously mentioned, the number of planned buffers and the total
wire capacitance are direct measures of the static power consumption and the dynamic
power consumption of the interconnect structure respectively. In order to check the con-
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50 nets with 15 sinks per net
A [mm2] HP [mm] Tree [mm] C [pF] RAT [ns] Buffers
Area 0.2599 52.150 106.283 47.709 23.66 288
HP 101.3% 78.1% 80.4% 85.4% 100.1% 84.4%
Moment a) 107.7% 83.5% 84.4% 72.0% 100.6% 39.2%
Moment b) 101.3% 80.1% 82.9% 73.5% 100.6% 45.8%
100 nets with 5 sinks per net
Area 0.2599 85.228 116.303 43.959 48.96 235
HP 101.9% 67.1% 69.4% 68.2% 99.9% 51.9%
Moment a) 100.1% 67.7% 71.0% 74.4% 101.2% 70.2%
Moment b) 107.7% 73.5% 75.0% 71.3% 101.0% 51.9%
50 nets with 1 to 50 sinks per net
Area 0.2599 51.377 125.321 61.92 22.89 373
HP 100.1% 84.7% 90.0% 96.0% 100.6% 101.3%
Moment a) 110.3% 92.0% 94.9% 78.4% 99.3% 42.6%
Tab. 7.1: Simulation results for 100 normally distributed modules. Two different sets of optimiza-
tion parameters have been considered for moment-based estimation
sistency of the achieved improvements, simulations with moment-based delay compu-
tations have been repeated for different weights. The results of the HP-method and the
moments-based algorithm are reported with respect to the area-oriented one.
Tab. 7.1 shows that for the first type of nets the proposed method allows a buffer
number reduction of more than 60 % compared to the plain area-minimizing method
and of more than 50 % compared to the HP-Method. Moreover, the total interconnect
capacitance has been reduced by 28 % and 18 % compared to the Area- and the HP-
Method respectively. The price paid is an increase of less than 8 % in layout area. It is to be
mentioned that when calculating the total area, the area of the inserted repeaters has not
been taken into consideration. Therefore, because of the projected percentage of buffers in
total chip area, we can actually expect a further reduction in total area. Additionally, the
larger free inter-module spaces offer more degrees of freedom for final buffer placement
and sizing as the gas stations (buffers are often grouped in blocks) are thus decongested
and can be designed for smaller capacity. As expected, when dealing with small nets,
even though in high number, the optimization possibilities are rather inexistent. In this
case, the extended method is unable to improve neither the total capacitance, nor the
required buffer number. In the third case, the number of sinks per net has been varied
between 1 and 50. Employing the HP-Method yields no improvement in total capacitance
and number of buffers. On the contrary, the proposed method allows a buffer reduction
of 58 % and a saving in total capacitance close to 20 %. It is nonetheless no surprise that
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25 nets with 10 sinks per net
A [mm2] HP [mm] Tree [mm] C [pF] RAT [ns] Buffers
Area 0.2524 21.804 39.530 17.23 11.98 101
HP 103.7% 96.5% 98.1% 96.7% 100.0% 93.1%
Moment a) 109.4% 84.0% 81.8% 72.2% 100.5% 42.6%
20 nets with 20 sinks per net
Area 0.2524 18.963 47.223 22.43 9.36 135
HP 103.3% 86.1% 85.5% 74.3% 97.2% 43.0%
Moment a) 111.7% 93.9% 86.0% 70.4% 99.7% 31.1%
Moment b) 107.4% 91.7% 88.0% 71.6% 99.7% 31.9%
Tab. 7.2: Simulation results for 50 normally distributed modules. Two different sets of optimiza-
tion parameters have been considered for moment-based estimation
sets of modules with many large nets offer much higher optimization opportunities than
those with few small nets. This can be also seen in Tab. 7.2 for sets of 50 modules.
Furthermore, we can make two more observations. First, the reduction in buffer num-
bers is generally higher than the reduction in total capacitance. The rationale behind this
is that the total capacitance of the interconnect structure is dominated in VDSM technol-
ogy nodes by wire capacitance. Therefore, a significant reduction of the buffer number
has a smaller impact on the total capacitance than reducing the total wire length. Sec-
ondly, a higher number of total nets offers more optimization possibilities than the total
number of sinks. This can be explained by the fact that modules connected by a smaller
amount of nets can be easier placed closely, and for this purpose, the half-perimeter is
generally a good metric.
The simulations have been repeated for other sets of modules, namely: 100 inverse-
normally distributed (Tab. 7.3), 100 almost identical (Tab. 7.4), and 100 randomly dis-
tributed modules (Tab. 7.5). The results are in accordance with the previous ones. Com-
pared to the HP-method, the proposed algorithm yields a significant reduction in buffer
25 nets with 30 sinks per net
A [mm2] HP [mm] Tree [mm] C [pF] RAT [ns] Buffers
Area 0.2460 24.781 71.142 37.9 11.58 249
HP 105.0% 89.0% 90.6% 88.7% 100.3% 79.5%
Moment a) 113.0% 100.3% 90.9% 76.3% 99.5% 45.4%
Moment b) 115.7% 101.4% 92.1% 74.7% 99.1% 39.8%
Tab. 7.3: Simulation results for 100 inverse-normally distributed modules. Two different sets of
optimization parameters have been considered for moment-based estimation
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50 nets with 15 sinks per net
A [mm2] HP [mm] Tree [mm] C [pF] RAT [ns] Buffers
Area 0.2709 46.065 99.326 44.53 23.79 258
HP 101.3% 90.7% 89.7% 90.2% 100.0% 84.9%
Moment 101.3% 95.2% 95.4% 87.0% 99.8% 66.7%
Tab. 7.4: Simulation results for 100 uniformly distributed modules
number and total interconnect capacitance at the expense of very small increase in area,
HP and total tree length. Moreover, the RAT is virtually unchanged.
Consequently, incorporating buffer planning during placement has been proven to
allow significant improvements in terms of power consumption in interconnects. Nev-
ertheless, as shown in Tab. 7.6, the main drawback of the presented algorithm lies in its
complexity which explodes with increasing number of nets and sinks. By comparing the
run-times, one can easily notice that the complexity increases mainly because of the buffer
option calculation. By replacing the Elmore delay computation with the D2M-based one,
the complexity of the method increases at a manageable rate. This shows that in order
to implement a fast simultaneous placement and buffer planning, one has to focus on
optimizing the estimation of required buffers for a given placement.
The proposed method shows that generally the total wire capacitance, and thus the
dynamic power consumption in the interconnect structure, can be reduced by around
20%. Nonetheless, the method is not universally effective. If a layout is characterized by
rather small nets, although numerous, one has to expect less significant improvements, if
any. On the contrary, huge optimization possibilities have been observed when dealing
with large nets. Further, the simultaneous placement and buffer insertion achieves an
even more significant reduction in total area required for buffer planning. As leakage-
induced power consumption is increasing dramatically with every new technological
node and because of the steadily augmenting number of buffers in large high-density
VDSM designs, the developed method implies a substantial decrease in buffer area and
thus in buffer-induced static power consumption. Moreover, due to the fact that actually
the buffers themselves require an increasing portion of the total die area, incorporating
50 nets with 15 sinks per net
A [mm2] HP [mm] Tree [mm] C [pF] RAT [ns] Buffers
Area 0.2625 44.225 95.818 44.73 23.71 275
HP 92.4% 76.9% 77.3% 84.2% 101.3% 85.1%
Moment 101.3% 97.5% 92.0% 83.7% 100.4% 64.0%
Tab. 7.5: Simulation results for 100 quasi-identical modules
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50 nets 100 nets
(15 sinks per net) (5 sinks per net)
HP 33 min 36 min
Elmore 390 min 107 min
Moment 708 min 152 min
Tab. 7.6: Comparison of run-times
buffer planning early in the design flow, i.e during placement and/or initial floorplan-
ning, can potentially mean a worthy of mention reduction in chip area [56, 165].
Signal encoding can be integrated in the simultaneous placement and buffer insertion
in order to further improve performance and/or power consumption. On the one hand,
we can improve performance by not permitting selected input patterns, and on the other
hand, we can reduce the dynamic power consumption while maintaining the same per-
formance. In the latter case, the worst case switching pattern are prohibited and the bus
operating frequency can be slowed down until the resulting troughput is equal to that of
the uncoded bus.
Tab. 7.7 illustrates coding-based improvements in terms of power consumption for
some simplified scenarios. After the simultaneous placement and buffer insertion, we
have assigned to the resulting interconnects random physical width and bus width for a
fixed wire sheet geometry. That following, the methodology for calculating the coding-
based throughput improvement described in Chap. 6 has been applied. The resulting
throughput improvement has been employed to compute the maximum frequency slow-
down for maintaining the initially obtained throughput. This operating frequency re-
duction has been then used for approximating the decrease in power consumption with
respect to the uncoded case. The maximum allowed delay has been chosen equal for all
interconnects (∆4 and ∆3), as well as arbitrarily for each interconnect (the two arbitrary
cases a) and b) indicated in Tab. 7.7). It is to be mentioned that the computed values are
approximative as the cost of coding itself is neglected. Nonetheless, the encoding is ex-
pected to be even more efficient if integrated in the simultaneous placement and buffer
insertion algorithm.
50 nets 50 nets 100 nets
(15 sinks per net) (1 to 15 sinks per net) (5 sinks per net)
∆4 93.3 % 89.3 % 90.7 %
∆3 86.4 % 87.1 % 84.7 %
Arbitrary ∆-s a) 82.1 % 78.6 % 83.9 %
Arbitrary ∆-s b) 79.1 % 80.2 % 80.7 %
Tab. 7.7: Reducing power through signal encoding
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7.2 Interconnect-Centric Design Flow Integration
Very deep sub-micron effects, and interconnect structures in particular, are considered to
be a potential showstopper to the continuation of Moore’s law [191]. There is however
a strong relation not only to axiomatic physical limits but also to fundamental limita-
tions of the current CAD methodologies and targeted architectures. In order to efficiently
improve the latter two, there is a stringent need to stop treating interconnects as an af-
terthought and to place them inside the core of the design flow. As a result of such a
paradigm shift, a new set of interconnect-related algorithms, methodologies, design and
estimation metrics have to be integrated into the design flow. Moreover, with intercon-
nects translated at the center of the design flow and design metrics changed, problem
definitions are also to be reformulated.
Fig. 7.8 illustrates an interconnect-centric design flow that also binds signal encod-
ing. It consists of five important design phases that strongly interact with each other:
system-level specification, interconnect planning, interconnect synthesis, interconnect re-
finement, and interconnect layout. The last design step is beyond the scope of this thesis
and is therefore not mentioned in the following. A fundamental characteristic is that not
only do the estimation models employed at every abstraction level have to be enhanced
and ameliorated by interacting with lower levels, but the used design metrics also require
to be iteratively revised.
7.2.1 Design and Architecture Specification
A severe limitation of the majority of design flows is the level of abstraction at which de-
sign engineers must enter. In order to address in an effective manner the design of com-
plex, heterogeneous systems, design description must start at higher levels of abstraction.
Capturing the design at high levels does not just allow exploiting the vastly available de-
grees of freedom, but it also represents the only way to reduce design costs and design
time, or at least keep them manageable. Therefore, flexibility is an essential aspect and
platform-based design emerged as a promising architecture paradigm [80, 163].
Reusing blocks like versatile processors, high-performance dedicated circuits, or re-
configurable logic modules, provides several advantages: shorter time-to-market, ex-
tended product life-cycle and functionality on demand. Moreover, IP (Intellectual Prop-
erty) reuse allows designers to skip important parts of the tedious hardware verifica-
tion process. The configuration for the reconfigurable part or the software for the pro-
grammable part can be developed in parallel to the platform design, offering thus great
flexibility to late design changes. Thus, functionality can be changed after system deploy-
ment or even during operation.
Probably the most groundbraking change in reformulating the design problem at
higher levels of abstraction is related to defining the design goals and choosing the appro-
priate design metrics, which are deeply related with fundamental challenges and hitches
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Fig. 7.8: Proposed interconnect-centric design flow and signal encoding binding
at lower levels. Moreover, those design metrics have to be reiterated during the design
process itself as specifications and design requirement are often incomplete at design start
and mostly evolve over time [24]. Therefore, incremental design combined with revali-
dation steps are of an increasing importance.
Thus, the selection of one candidate architecture or another – be it an application-
specific architectural template, a general purpose microarchitecture, or a dedicated fixed
design – represents an iterative process too. The design input required at system-level
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in order to efficiently choose the target architecture is a statistical and/or simulative de-
scription of the operating data. Furthermore, it is of paramount importance to prioritize
the chosen design metrics like power consumption, performance, or flexibility, also in a
recurrent manner. In this way, an application-specific trade-off can be defined and finally
optimized.
For instance, in the case of DSP architectures, concept engineers must deliver infor-
mation about functional blocks and the data throughput required to be supported by the
communication architecture for real-time operation. On this basis, estimations on the
transmitted data and on the number and dimensions of the required buses or point-to-
point interconnects are done. As a result, different coding schemes that improve perfor-
mance and power can be evaluated. On the one hand, it is important to find out how the
specific data characteristics (f.i. data correlation) and communication requirements can be
exploited. On the other hand, it is decided whether or not to use redundancy in order to
increase throughput and/or reduce power consumption. Furthermore, bit-level, word-
level transition activities (or just the breakpoints – depending on the requirements and the
design flow) are stored in a data base for later use during the synthesis and refinement
steps.
7.2.2 Interconnect Planning and Synthesis
Interconnect Planning and Interconnect Synthesis are two strongly interrelated design
steps that interact substantially before the interconnect layout can be performed. Inter-
connect planning is the first step after design specification and it has a tremendous impact
on the subsequent design phases. Therefore, the existing degrees of freedom have to be
exploited in accordance with the synthesis step and its design metrics.
Interconnect Planning can be divided into three other sub-steps: physical hierarchy
generation, communication planning (synchronous, multi-cycle or asynchronous), simul-
taneous floorplanning and coarse placement with buffer insertion, and interconnect ar-
chitecture planning. The physical hierarchy defines de facto the global, intermediate, and
local interconnects. The goal of floorplanning and coarse placement is to select a good
topology and approximate wire width, spacing, and layer assignment [32]. It has to be
performed at the same time with buffer insertion. The objective of interconnect archi-
tecture planning is to identify overall interconnect parameters like number of layers and
layer geometry.
In order to keep the right balance between required accuracy and design complex-
ity, first or second order estimators have to be employed along with more accurate and
complex design metrics. For instance, if crosstalk cannot be accurately estimated at a
certain design stage, one can work first with worst case approaches for noise and delay.
For the latter, a combination between the more simple Elmore and D2M (or other simple
delay metric based on the first few moments) and the more accurate ELD model can be
envisaged. Moreover, general rules have to be respected in order to permit an optimal
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interconnect synthesis afterwards. In this context, buffer insertion must be optimized not
only for power and performance but also for crosstalk. For instance, a general rule of
thumb is to insert more often smaller buffers rather than a few large ones. Thus, crosstalk
is reduced, as the set of capacitive aggressors is reduced and long current return paths
are avoided. Furthermore, the so-called buffer gas stations must also be planned.
Interconnect synthesis is probably the most complex design step as its goal is to solve
a wide span of optimization problems: appropriate topology construction; sizing and
positioning of buffers; coarse crosstalk estimation; ordering, shaping, sizing, spacing,
shielding, and splitting of wires. The coarse crosstalk estimation can be performed only
after a rough topology is constructed and basic buffer planning is realized. Buffers are
located in their final positions and after wire shaping, shielding, and splitting, and based
on the analysis of data characteristics performed at system-level, the selected codes are
synthesized. Those codes are inserted afterwards in the communication structures or into
the communicating blocks or modules, depending on the design flow and final architec-
ture. It is to be mentioned that the synthesis of any code is highly dependent not only
on data and interconnect geometry, but also on interconnect architecture: shared or dedi-
cated, synchronous or asynchronous, globally synchronous locally asynchronous (GALS)
or multi-cycle.
Interconnect refinement is the step in the design flow where coding for performance,
power, and/or crosstalk is refined. This design step can be regarded as a part of the syn-
thesis step. However, there are some conceptual differences. In general, code synthesis
and physical wire optimization techniques are methods that are associated with different
levels of abstraction. On the one hand, signal encoding refers to adding redundancy in
the transmitted data at higher levels of abstraction, while on the other hand, wire spac-
ing, sizing, and splitting are techniques that optimize crosstalk, delay, or power at lower
levels of abstraction. The main objective of interconnect refinement is to bring together
signal encoding and physical wire optimization techniques, as the synthesized codes can
be refined in order to take advantage also of those physical wire optimization methods.
Therefore, the refinement is performed in a wire-specific way.
Even though FPGAs dispose of vast interconnection structures that are mainly re-
sponsible for the high flexibility, an essential characteristics of FPGAs is that an impor-
tant percentage of the available logic capacity generally remains unused due to intercon-
nect limitations [21]. This characteristic is in general typical also for application-specific
platforms, though at a lower magnitude. Schemes implementing coding for through-
put, power, and crosstalk require some additional localized logic around the interfaces
between large interconnect structures and computational units. As this logic comes for
free in reconfigurable logic and architectural templates, coding schemes can be synthe-
sized and afterwards optimized in a post-place-and-route step. Obviously, information
about the transmitted data is required together with an application-specific code library
as previously mentioned.
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7.3 Summary
With technology improvements, two main trends can be identified. On the one hand, the
steadily increase in power dissipation and density poses severe difficulties on thermal
management, reliability, power distribution, and efficient low-cost packaging. On the
other hand, both power consumption and performance limitations are more and more
decisively influenced by the interconnect structure. Therefore, power and performance
in interconnect structures are design metrics that have to be taken into account early in
the design-flow.
The contribution of this chapter is twofold. It has been shown on the one hand, that
an interconnect- and buffer-centric placement is able to take full advantage of the high
optimization opportunities typical for the early design stages. By extending an SA-based
placement technique with efficient Steiner-tree construction, moment-based delay calcu-
lation, and van Ginneken’s buffer insertion algorithm, significant reductions in total inter-
connect structure capacitance and total repeater area have been reported especially when
appending coding for throughput improvement. It has been shown that both perfor-
mance and power can be improved by combining buffer planning with signal encoding
schemes.
On the other hand, an interconnect-centric design flow that also binds signal encod-
ing schemes has been introduced. Signal encoding schemes are first evaluated in con-
junction with signal characterization and interconnect architecture selection during the
system-level design and architecture specification step. Afterwards, interconnect plan-
ning is responsible for physical hierarchy generation, simultaneous floorplanning and
buffer insertion, as well as for the general interconnect architecture planning. During in-
terconnect synthesis, signal encoding schemes are synthesized, based on the results of the
initial high-level data analysis and coding evaluation phase. Moreover, buffers are sized
and placed at their definitive locations, while the wire geometry is also finalized (sizing,
spacing, shielding, splitting). These physical wire optimization techniques are merged
with coding improvement during a so-called interconnect refinement design step.
Chapter 8
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This thesis introduced a signal-encoding-based methodology for improving power
consumption and performance in very deep sub-micron interconnect structures. By em-
ploying a pattern-dependent delay model and a statistical power macromodel, several
encoding schemes for improvement of power consumption and performance are con-
structed and analyzed. Thus, a methodology to construct and analyze different codes has
been developed. The built codes and the proposed methodology can be integrated in an
interconnect-centric design flow that exploits the optimization opportunities available es-
pecially at high-levels of abstraction as well as those resulting for refinement during and
after interconnect synthesis.
8.1 Contributions of the Work
In Chap. 2, the dependency of crosstalk, delay, and power consumption in very deep
sub-micron interconnects on the input patterns has been proved. It has been shown that
capacitive and inductive coupling have antagonistic effects on delay and that inductive
coupling does not influence the switching component of dynamic power consumption.
Nevertheless, inductive effects modify rise and fall times, affecting therefore the short-
circuit component of the dynamic power consumption. The short-circuit power con-
sumption represents usually a very small fraction in optimized interconnects that can
be therefore neglected.
Upon this basis, a pattern-dependent delay macromodel – the so-called extended de-
lay model (ELD) – has been constructed in Chap. 4. The model accurately predicts the
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delay in both capacitively and inductively coupled lines (Eq. (4.22) and Eq. (4.30)). More-
over, the model has been extended to incorporate also the effects of process variations
(Eq. (4.32)). Further, a power macromodel is constructed (Eq. (4.35)–Eq. (4.42)) that can
be used also in the case of non-symmetrical buses (Eq. (4.45)–Eq. (4.49)). The previously
mentioned models can be employed to assess the effectiveness of coding for performance
and power consumption.
Chap. 5 dealt first with the analysis of the bit-level transition activity in typical DSP
signals. Based on the characteristics of self activity and coupling activity, several hybrid
codes have been constructed. Those codes are the result of combining redundant codes
with non-redundant ones, in order to efficiently exploit the spatial and temporal correla-
tion in typical DSP signals. The effectivity of the schemes has been assessed by means
of extensive simulations on both synthetic (Fig. 5.8–Fig. 5.17) and real data (Tab. 5.1
and Tab. 5.2). Another essential contribution of the chapter is the outcome that partial
bus invert schemes can be easily constructed by determining the so-called MSB and LSB
breakpoints. In this context, two partial bus invert schemes have been constructed –
PBIH and PBIC – for reducing self activity and coupling activity, respectively, as well as
a partial odd/even bus invert (POEBI) architecture (see Fig. 5.18, Fig. 5.19, Tab. 5.3 and
Tab. 5.4). The developed POEBI scheme significantly reduces the coupling transition ac-
tivity. Moreover, the PBI and POEBI codes were modified to construct adaptive versions
of the partial bus invert schemes (APBI and APOEBI – Fig. 5.21 and Fig. 5.22). The adap-
tive schemes are extremely versatile as they have the ability to adjust to varying data
characteristics. Further, limits for self and coupling (total) transition activities have been
derived (Fig. 5.24–Fig. 5.28).
The main goal of Chap. 6 was to determine and analyze fundamental limits of cod-
ing for performance. First, benefits and drawbacks of state and transition coding have
been highlighted. The pattern-dependent delay model has been employed to show how
delay classes identified in capacitively coupled buses mutate to dissoluted values that de-
fine rather intervals with increasing inductive effects (Tab. 6.1). Afterwards, exact limits
for state coding and bounds for limits in the case of transition coding have been com-
puted (Eq. (6.26), Eq. (6.36), Eq. (6.56), and Fig. 6.3). Moreover, limits for the bus aspect
factor have been calculated in order for the coding schemes to be efficient (Ineq. (6.27)
and Ineq. (6.37)). Thereafter, simple codings for throughput have been constructed and
evaluated, namely the D-RLL(1,∞) and M-RLL(2,∞) schemes. Furthermore, spacing and
shielding have been analyzed and compared by employing the same pattern-dependent
delay model. That model can be easily used to choose among the best anti-crosstalk and
delay improvement techniques as shown also in Sec. 6.3.3. The issue of simultaneously
addressing delay improvement and transition activity reduction through coding has been
treated in Sec. 6.4. The mean delay has been linked to the average dynamic power con-
sumption and it has been highlighted that reducing the mean delay and decreasing the
transition activity are two related problems. However, reducing the mean delay does not
say anything about improving the line delay, because line delay is solely defined by the
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worst-case no matter how often that appears. It has been shown that in the case of differ-
ential coding schemes like D-RLL(1,∞), self activity can be easily reduced by assigning
the codewords with minimum weight to those with the highest probability of appear-
ance (Tab. 6.6). Lastly, the generalized power macromodel has been employed in order
to construct a spacing-based design-time encoding and an active-shielding-like run-time
one for optimizing delay and total transition activity. Thus, the effectiveness of combin-
ing coding with lower level techniques like spacing and shielding is demonstrated. This
represents an essential contribution of this work.
Finally, Chap. 7 introduces an interconnect-centric design flow in which coding can
be seamlessly integrated. Coding techniques can be first analyzed at higher levels of ab-
straction (system-level design and architecture specification), synthesized (interconnect
synthesis) and eventually optimized in a wire specific manner (interconnect refinement).
Moreover, in order to prove the enormous optimization opportunities available at high
levels of abstraction during the early stages of the design, a simultaneous placement and
buffer planning algorithm employing simple delay metrics has been constructed. The
algorithm achieves a significant reduction in power consumption, total buffer area, and
routing resources while keeping performance in the same range as other placement meth-
ods. In addition, coding for throughput has been appended to the developed buffer plan-
ning. It has been shown that in this way, that performance and/or power consumption
can be further improved.
8.2 Directions for Future Work
The proposed interconnect-centric design flow represents a solid backbone for a design
flow that tries to cope with challenging VDSM effects. However, coding represents only
one effective method to reduce crosstalk, line delay, and improve power consumption.
Several directions for future work can be envisaged.
Development of further codes that simultaneously improve performance and power
consumption: The described methodology can be employed in order to derive more
generic or application-specific hybrid encoding schemes that optimize/improve also other
figures of merit, f.i. the power-delay product.
Extension of the developed delay and power macromodels: The developed macro-
models can be extended to include correlated random and process variations. Further-
more, the delay power macromodel can be enhanced to be interfaced with more accurate
gate models. Variations of the macromodels can be envisaged in order to meet different
complexity-computability trade-offs for the specific needs of a design flow or another.
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Advanced Buffer InsertionMethods: Signal encoding schemes can also be assessed dur-
ing buffer planning in a more seamlessly integrated manner. However, in order to be able
to do so, buffer planning algorithms have to be extended with basic architecture plan-
ning, topology construction, and physical hierarchy generating methods. Moreover, wire
spacing algorithms – at least first-order ones – must be incorporated into repeater plan-
ning. Such a buffer planning is in fact equivalent to a very complex interconnect-centric
design flow characterized by an even stronger interaction between interconnect planning,
synthesis, and refinement.
Combining several power and performance optimization techniques and integration
into an interconnect-oriented CAD framework: The most evident subsequent step is the
integration of various techniques like accurate delay and transition activity estimation,
buffer and gas station planning, signal encoding, wire sizing, shaping, spacing, splitting,
and shielding into the same interconnect-centric design flow in order to assess their ef-
fectivity on complex design problems. Further, code synthesis could be integrated into
high-level communication synthesis methodologies.
Appendix A
The Trigonometric Solution of the Cubic
Equation
The so-called complete cubic equation:
ax3 + bx2 + cx+ d = 0,
with a, b, c, d ∈ R and a 6= 0, can be reduced by means of the substitution x = y − b
3a
to an
incomplete cubic equation, i.e. its so-called canonical form:
y3 + py + q = 0,
where the coefficients p and q are defined as:
p =
c
a
− b
2
3a2
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a
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2b3
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Cardano’s method. Let D be the discriminant of the incomplete cubic equation:
D =
(p
3
)3
+
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.
By defining the following coefficients:
P,Q = 3
√
−q
2
±
√
D,
the solutions of the incomplete cubic equation are:
y1 = P +Q,
y2,3 = −P +Q
2
± iP −Q
2
√
3.
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Trigonometric solution. If p, q ∈ R, then the roots of the incomplete cubic equation can
be expressed elegantly with trigonometric functions as shown below [149].
Case 1: D < 0 (p < 0). The solutions of the canonical equation are:
y1 = 2
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3
· cos α
3
,
y2,3 = −2
√
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3
· cos
(π
3
± α
3
)
,
where α is defined as:
cosα = − q
2
√
−
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3
)3 .
Case 2: D ≥ 0 (p < 0). The solutions of the canonical equation are:
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√
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,
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,
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Case 3: D > 0 (p > 0). The solutions of the canonical equation are:
y1 = −2
√
p
3
· cos 2ϕ,
y2,3 =
√
p
3
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√
3
sin 2ϕ
,
where:
tanϕ =
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,
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q
√(p
3
)3
, |θ| ≤ π
2
.
Consequently, the solutions of the complete cubic equation are:
xk = yk − b
3a
, where k = {1, 2, 3}.
Appendix B
Markov Chains
A Markov chain is a sequence of random variables {Xi}, with i ≥ 0, with the so-called
Markov property, namely that, given the present state, the future and past states are in-
dependent. Formally,
Pr(Xn+1 = x|Xn = xn, . . . , X1 = x1, X0 = x0) = Pr(Xn+1 = x|Xn = xn).
The possible values of Xi form a countable set S called the state space of the chain. Dis-
crete Markov chains are often described by a directed graph, where the edges are labeled
by the probabilities of going from one state to the other states. An example is given in
Fig. B.1. Informally, the Markov property says that given the past history of the process,
future behavior only depends on the current value. Markov chains are also known as
first-order or lag-one Markov processes [121, 136].
A left stochastic matrix is a square matrix whose columns are probability vectors, i.e.
the entries in each column are nonnegative real numbers whose sum is 1. Likewise, a
right stochastic matrix is a square matrix whose rows are probability vectors. In a doubly
stochastic matrix, all rows and all columns are probability vectors. Stochastic matrices
can be considered representations of the transition probabilities of a finite Markov chain.
The probability of going from state i to state j in n time steps is defined as:
p
(n)
ij = Pr(Xn = j | X0 = i)
and the single-step transition is:
pij = Pr(X1 = j | X0 = i)
The n-step transition satisfies the Chapman-Kolmogorov equation:
p
(n)
ij =
∑
r∈S
p
(k)
ir p
(n−k)
rj ,
for any 0 < k < n. The marginal distribution Pr(Xn = x) is the distribution over states at
time n. The initial distribution is Pr(X0 = x). The evolution of the process through one
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s1
s3 s2
1/2
1/3
1/4
3/4
1/2
2/3
Fig. B.1: Example of a Markov process represented by a weighted directed graph (after [121])
time step is described by:
Pr(Xn+1 = j) =
∑
r∈S
prj Pr(Xn = r) =
∑
r∈S
p
(n)
rj Pr(X0 = r).
If P is an m×m left stochastic matrix, then a steady-state vector or equilibrium vector
for P is a probability vector w such that:
P ·w = w or wt ·P t = wt.
The Stochastic Matrix Theorem (STM) says that if P is a regular stochastic matrix, then
P has a steady-state vector w so that if w0 is any initial state and wn+1 = Pwn for n ≥ 0,
then the Markov chain {wn} converges to w as n goes to infinity. That is:
lim
n→∞
P n ·w0 = w.
The above equation can also we written as:
lim
n→∞
P n = [w w . . . w︸ ︷︷ ︸
m
],
where
∑m
j=1 wj = 1, and wj and w = [w1, w2, . . . , wm] represent the so-called asymptotic
probability for state j and the state (or equilibrium) distribution vector, respectively.
The probability matrix of the Markov process represented in Fig. B.1 is:
P =


1
3
2
3
0
1
4
0 3
4
1
2
1
2
0

 .
Thus, the fixed vector of P is:
w = [0.34884 0.37209 0.27907]t.
Appendix C
Capacity of Discrete Noiseless
Constrained Channels
For a discrete constrained channel, a set S of all N permitted states can be defined as:
S = {S0, S1, . . . , SN−1},
where each state corresponds to one or more symbols that appeared in the current in-
put sequence. The succession of channel states can be represented in two ways: state
diagrams or trellis diagrams.
Consider the case of a binary RLL(0,3) channel (see Fig. C.1 for the state diagram).
Thus, any sequence containing more than 3 consecutive symbols of the same type is in-
terdicted. Such a channel admits 6 possible states:
S0 = 111, S1 = 11, S2 = 1, S3 = 0, S4 = 00, S5 = 00.
The state transition can be also illustrated by means of the trellis diagram given in Fig. C.2.
It can be observed that a transition from one state to another is realizable in a certain clock
cycles.
The discrete constrained channel can also be described by means of the state transition
matrix, B. The entries bij of B represent the number of edges ending in Sj that start in Si.
s2 s3 s4 s5s1s0
00
0 0 0
1 1
1
1
1
Fig. C.1: State diagram of an RLL(0,3) channel (after [121])
183
184 APPENDIX C CAPACITY OF DISCRETE NOISELESS CONSTRAINED CHANNELS
000
0
00
1
111
11
Fig. C.2: Trellis diagram for an RLL(0,3) channel (after [121])
Thus,
B =


0 0 0 1 0 0
1 0 0 1 0 0
0 1 0 1 0 0
0 0 1 0 1 0
0 0 1 0 0 1
0 0 1 0 0 0


.
The description can be extended to higher number of steps. It can be shown that the
entries b
(n)
ij of B
n give the number of distinct edges of length n from state Si to state
Sj [121].
The state transition matrix B – or simply transition matrix – specifies only the allowed
paths between states without taking into account the duration of the transmitted symbols.
In order to cope with this problem, the extended state transition matrix, B(x), is defined.
The entries of B(x), bij(x), are defined as:
bij(x) =
∑
k
x−τij,k ,
where τij,k represents the duration of the input symbol on position k, that can appear in
state Si and determines a transition in state Sj . The transition matrix B can be found for
x = 1. In the previously considered example, the symbols have the same duration and
thus:
B(x) =


0 0 0 x−1 0 0
x−1 0 0 x−1 0 0
0 x−1 0 x−1 0 0
0 0 x−1 0 x−1 0
0 0 x−1 0 0 x−1
0 0 x−1 0 0 0


.
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Similarly, the second-order extended state transition matrix is equal to B(x)2, and B(x)n
is the n-th order extended state transition matrix.
The capacity, ̺, of a discrete noiseless constrained channel is defined as:
̺ = lim
T→∞
log2 M(T )
T
[bits/second],
where M(T ) represents the number of permitted sequences that can be formed by the
channel alphabet in a time T . If the symbols are of equal durations, the capacity can be
expressed also as:
̺ = lim
n→∞
log2 M(n)
n
[bits/symbol],
where M(n) represents the number of sequences of length n. Further, it can be shown
that the capacity of a discrete noiseless constrained channel with equal symbol durations
can be calculated as:
̺ = log2 ρ(B) = log2 λmax,
where ρ(B) represents the spectrum of matrix B, i.e. the maximum (positive) eigenvalue
of B. In the abovementioned case, λmax = 1.84, and thus ̺ = 0.88 [bits/symbol].
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Coupling, 51
Coupling, coupling activity, 93
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coding for speed
see coding for performance, 126
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delay, 31
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interconnect, 23, 157
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total gate and interconnect, 22
wire, see interconnect delay, 22
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delay model
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pattern-dependent delay model
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inter-die (die-to-die), 75
intra-die (within-die), 75
PUL parameters, 14, 21, 65
equivalent, 65
pattern-dependent, 64
INDEX 207
recurrence matrix
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scaling
device, 8
interconnect, 9
SERT-Algorithm, 158
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shielding, 40, 144
active, 152
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sizing
wire sizing, 159
skin and proximity effects, 18, 25, 40
spacing, 40, 144
Spectral Theorem, 134
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inter-wire coupling, 82
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temporal, 79
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weighted coupling, 150
transition coding, 130, 137
transition matrix
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two-step delay approximation, 23
UDSM
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unitary matrix, 134
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VDSM, 2
device scaling effects, 2
interconnect scaling effects, 3
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